Patent US4584559A successfully refreshed from Google Patents.
US4584559A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dual rank sample and hold circuit and method
Assignee: Tektronix Inc
•
Filing: 1984-06-13
•
Granted: 1986-04-22
•
Expires: 2004-06-13
Abstract
Abstract A dual rank sample and hold circuit and method is particularly applicable to deglitching the output of a digital-to-analog converter. One signal path is provided for coupling an input signal to the output of the sample and hold circuit to track the input signal during sampling. A second signal path is provided for coupling the input signal to a storage capacitor for charging or discharging the capacitor to the level of the input signal. In one embodiment the output is coupled simultaneously via the first signal path to the input signal and through a resistor to the storage capacitor, during a sampling phase, the capacitor being coupled to the input signal, and thereafter only to the capacitor during a hold phase, the capacitor being decoupled from the input signal. In another embodiment the output is coupled alternatively through the first signal path to the input signal during a sampling phase, the capacitor being coupled to the input signal, and thereafter to the capacitor during a hold phase, the capacitor being decoupled from the input signal. In application to a digital-to-analog converter sampling begins after the analog output signal settles and ends prior to the next conversion event, and hold lasts past the next conversion event to the next sample.
Inventors
- 👤 Bruce J. Penney
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 14:29
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/02; G11C27/024; G11C27/026; H; H03; H03M; H03M1/00; H03M1/06; H03M1/08; H03M1/0863; H03M1/12; H03M1/124; H03M1/1245
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
102 words
A sample and hold circuit comprising: (a) storage means for storing a charge representative of a voltage; (b) charging means for selectively coupling an input signal along a first signal path to said storage means for a first predetermined period of time so as to supply charge to said storage means; and (c) output means for providing an output signal responsive to said input signal along a second signal path for a first portion of a second predetermined period of time and thereafter responsive to said voltage along a third signal path for a second portion of said second period of time.
Claim 2
Dependent Claim
102 words
A sample and hold circuit comprising: (a) storage means for storing a charge representative of a voltage; (b) charging means for selectively coupling an input signal along a first signal path to said storage means for a first predetermined period of time so as to supply charge to said storage means; and (c) output means for providing an output signal responsive to said input signal along a second signal path for a first portion of a second predetermined period of time and thereafter responsive to said voltage along a third signal path for a second portion of said second period of time.
Claim 3
Dependent Claim
57 words
The circuit of claim 1 wherein said output means comprises: a first amplifier having a high impedance input and an output; a resistor connected between said high impedance input and said storage means forming said third signal path; and tracking means for selectively coupling said high impedance input to said input signal forming said second signal path.
Claim 4
Dependent Claim
84 words
The circuit of claim 2 wherein said storage means comprises a capacitor, said charging means comprises a second amplifier having an input responsive to said input signal and an output, and first switch means for selectively coupling said output of said second amplifier to said capacitor, and said tracking means comprises a third amplifier having an input responsive to said input signal and an output, and a second switch means for selectively coupling said output of said third amplifier to said high impedance input.
Claim 5
Dependent Claim
53 words
The circuit of claim 3 wherein said output means further comprises timing means for synchronizing said first switch means and said second switch means so as first to couple said output of said third amplifier to said high impedance input and thereafter to couple said output of said second amplifier to said capacitor.
Claim 6
Dependent Claim
46 words
The circuit of claim 2 wherein said output means further comprises timing means for synchronizing said charging means and said tracking means so as first to couple said high impedance input to said input signal and thereafter to couple said input signal to said storage means.
Claim 7
Dependent Claim
64 words
The circuit of claim 1 wherein said output means comprises a first amplifier having a high impedance input and an output, and selector switch means for selectively coupling said high impedance input either to said input signal during said first portion of said second predetermined period of time or to said storage means during said second portion of said second predetermined period of time.
Claim 8
Dependent Claim
46 words
The circuit of claim 6 wherein said storage means comprises a capacitor, said charging means comprises a second amplifier having an input responsive to said input signal and an output, and first switch means for selectively coupling said output of said second amplifier to said capacitor.
Claim 9
Dependent Claim
50 words
The circuit of claim 7 wherein said output means further comprises timing means for synchronizing said first switch means with said selector switch means so as first to couple said high impedance input to said input signal and thereafter to couple said output of said second amplifier to said capacitor.
Claim 10
Dependent Claim
47 words
The circuit of claim 6 wherein said output means further comprises timing means for synchronizing said charging means and said selector switch means so as first to couple said high impedance input to said input signal and thereafter to couple said input signal to said storage means.
Claim 11
Dependent Claim
87 words
The circuit of claim 1 wherein said input signal is provided by the analog output of a digital-to-analog converter having a predetermined maximum settling period following each conversion event, said output means including timing means for starting said first and second time periods after the settling period of one conversion event but before the next conversion event, said second time period lasting past the settling period of said next conversion event and said first portion of said second time period terminating prior to said next conversion event.
Claim 12
Dependent Claim
89 words
A sample and hold method comprising the steps of: (a) charging or discharging a capacitor by an input signal along a first signal path; (b) while charging or discharging said capacitor in step (a), providing as an output signal said input signal along a second signal path; and (c) after said capacitor has charged or discharged to a voltage substantially equal to the voltage of said input signal, terminating steps (a) and (b) and providing as said output signal the voltage on said capacitor along a third signal path.
Claim 13
Dependent Claim
89 words
A sample and hold method comprising the steps of: (a) charging or discharging a capacitor by an input signal along a first signal path; (b) while charging or discharging said capacitor in step (a), providing as an output signal said input signal along a second signal path; and (c) after said capacitor has charged or discharged to a voltage substantially equal to the voltage of said input signal, terminating steps (a) and (b) and providing as said output signal the voltage on said capacitor along a third signal path.
Claim 14
Dependent Claim
139 words
A digital-to-analog converter system comprising: (a) a digital-to-analog converter having an analog output and a predetermined maximum analog output setting period following each conversion event; (b) storage means for storing a charge representative of sampled voltage; (c) charging means for selectively coupling said analog output to said storage means along a first signal path for a first time period starting after the settling time of one conversion event, and ending after said sampled voltage has reached the voltage of said analog output but before the next conversion event; and (d) output means for providing an output signal responsive to said analog output along a second signal path during said first time period and thereafter responsive to said sampled voltage along a third signal path for a second time period lasting past the settling time of said next conversion event.
Claim 15
Dependent Claim
139 words
A digital-to-analog converter system comprising: (a) a digital-to-analog converter having an analog output and a predetermined maximum analog output setting period following each conversion event; (b) storage means for storing a charge representative of sampled voltage; (c) charging means for selectively coupling said analog output to said storage means along a first signal path for a first time period starting after the settling time of one conversion event, and ending after said sampled voltage has reached the voltage of said analog output but before the next conversion event; and (d) output means for providing an output signal responsive to said analog output along a second signal path during said first time period and thereafter responsive to said sampled voltage along a third signal path for a second time period lasting past the settling time of said next conversion event.
References Cited (Backward Citations)
US4348768A
Cited
US4302689A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-04-21 | 1989-10-21 | 1990-04-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-04-21 | 1993-10-21 | 1994-04-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-04-21 | 1997-10-21 | 1998-04-22 | $7700.00 | Window Closed / Lapsed |