Patent US4583195A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4583195A Expired / Lapsed US ⏱️ 0.0 years remaining

Mailing system interface between a scale system processor and a serial data bus which interconnects peripheral subsystems

Assignee: Pitney Bowes Inc
•
Filing: 1982-09-30
•
Granted: 1986-04-15
•
Expires: 2002-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a mailing system including a postage value determining system processor which communicates along parallel channels and peripheral subsystem processors adapted to communicate with a system processor along a serial data bus, an interface is provided between the system processor and the serial bus. The interface includes a first and a second communications processor. The first processor is programmed to communicate with the system processor and with the second communications processor. The second communications processor is programmed to communicate with the first processor and with peripheral subsystem processors through the serial bus. Data and control signals are transmitted between the communications processors through an interprocessor channel. The interprocessor channel includes lines connected to reference voltage levels for providing appropriate signal levels for recognition by the communications processors which operate on different voltage signal levels.

Inventors

  • 👤 Edward P. Daniels
  • 👤 Daniel F. Dlugos
  • 👤 Flavio M. Manduely

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 18:24
CPC Classifications
G; G07; G07B; G07B17/00; G07B17/00733; G01; G01G; G01G19/00; G01G19/002; G01G19/005; G06; G06F; G06F13/00; G06F13/38; G06F13/382; G06F13/385; G06F13/40; G06F13/4004; G06F13/4027; G06Q; G06Q99/00; G07B17/00185; G07B17/00193; G07B17/00314; G07B2017/00258; G07B2017/00322

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 202 words
A systems interface between a mailing system processing means which communicates with peripheral mailing system devices along parallel lines in a specific format and at least one mailing system peripheral device adapted to receive data and commands along a serial bus in a different format, the specific format and the different format being incompatible, the interface comprising a first processing means, means for operatively interconnecting the first processing means and the system processor for receiving signals from the system processor and for transmitting signals to the system processor, a second processing means, means for operatively interconnecting the second processing means and the serial bus for transmitting signals to a peripheral device through the serial bus and for receiving signals from the peripheral device through the serial bus and interprocessor channel means for transmitting signals between the first processing means and the second processing means, the first processing means receiving signals from the system processor and, in response thereto, reformatting the signals for compatibility with the different format, and transmitting such reformatted signals to the second processing means through the interprocessor channel, the second processing means receiving such reformatted signals and transmitting such reformatted signals to the peripheral device through the serial bus.
Claim 2
Dependent Claim 202 words
A systems interface between a mailing system processing means which communicates with peripheral mailing system devices along parallel lines in a specific format and at least one mailing system peripheral device adapted to receive data and commands along a serial bus in a different format, the specific format and the different format being incompatible, the interface comprising a first processing means, means for operatively interconnecting the first processing means and the system processor for receiving signals from the system processor and for transmitting signals to the system processor, a second processing means, means for operatively interconnecting the second processing means and the serial bus for transmitting signals to a peripheral device through the serial bus and for receiving signals from the peripheral device through the serial bus and interprocessor channel means for transmitting signals between the first processing means and the second processing means, the first processing means receiving signals from the system processor and, in response thereto, reformatting the signals for compatibility with the different format, and transmitting such reformatted signals to the second processing means through the interprocessor channel, the second processing means receiving such reformatted signals and transmitting such reformatted signals to the peripheral device through the serial bus.
Claim 3
Dependent Claim 46 words
An interface constructed in accordance with claim 1 wherein the signals received by the first processing means from the system processor include control signals and data signals and the signals transmitted from the first processing means to the system processor include control signals and data signals.
Claim 4
Dependent Claim 22 words
An interface constructed in accordance with claim 2 wherein the signals transmitted through the serial bus include control signals and data signals.
Claim 5
Dependent Claim 22 words
An interface constructed in accordance with claim 1 wherein the signals transmitted between the processing means include control signals and data signals.
Claim 6
Dependent Claim 21 words
An interface constructed in accordance with claim 1 wherein the interprocessor channel means comprises control signal lines and data signal lines.
Claim 7
Dependent Claim 118 words
An interface constructed in accordance with claim 5 wherein the first processing means generates a voltage level for signal transmission which is different from a voltage level for signal transmission generated by the second processing means, the interprocessor channel means including reference voltage sources, the signal lines including switch means, means interconnecting the switch means to a reference voltage source recognizable by a receiving processing means and means interconnecting a transmitting processing means with the switch means, the transmitting processing means transmitting a signal to the switch means, the switch means receiving such transmitted signal and in response thereto interconnecting the receiving processing means with a reference voltage level, whereby the receiving processing means reads a recognizable signal.
Claim 8
Dependent Claim 28 words
An interface constructed in accordance with claim 6 wherein the switch means comprises a transistor, the transmitting processing means being operably connected to the base of such transistor.
Claim 9
Dependent Claim 15 words
An interface constructed in accordance with claim 6 wherein the switch means comprises an inverter.
Claim 10
Dependent Claim 37 words
An interface constructed in accordance with claim 1 further including a peripheral subsystem processing means, the subsystem processing means for controlling and monitoring the peripheral device and for communicating with the system processor through the serial bus.
Claim 11
Dependent Claim 22 words
An interface constructed in accordance with claim 9 further including a plurality of peripheral devices and a plurality of subsystem processing means.
Claim 12
Dependent Claim 176 words
An automated mailing system comprising a postage scale, a postage value determining system processor operatively connected to the postage scale, the processor being adapted to communicate in a specific format with peripheral devices, at least one mailing system peripheral device, a serial data bus for establishing communications with the one peripheral device in a different format and an interface operatively interconnecting the system processor and the serial data bus, the interface including a first processing means operatively connected to the system processor, a second processing means operatively connected to the serial bus and interprocessor channel means operatively interconnecting the first and second processing means, the first processing means receiving data and commands from the system processor and reformatting such data and commands for compatibility with the different format, the first processing means transmitting such reformatted data and commands through the interprocessor channel means to the second processing means, the second processing means receiving such reformatted data and commands and transmitting such reformatted data and commands to the mailing system peripheral device through the serial data bus.
Claim 13
Dependent Claim 176 words
An automated mailing system comprising a postage scale, a postage value determining system processor operatively connected to the postage scale, the processor being adapted to communicate in a specific format with peripheral devices, at least one mailing system peripheral device, a serial data bus for establishing communications with the one peripheral device in a different format and an interface operatively interconnecting the system processor and the serial data bus, the interface including a first processing means operatively connected to the system processor, a second processing means operatively connected to the serial bus and interprocessor channel means operatively interconnecting the first and second processing means, the first processing means receiving data and commands from the system processor and reformatting such data and commands for compatibility with the different format, the first processing means transmitting such reformatted data and commands through the interprocessor channel means to the second processing means, the second processing means receiving such reformatted data and commands and transmitting such reformatted data and commands to the mailing system peripheral device through the serial data bus.

References Cited (Backward Citations)

US4188664A Cited
US4272819A Cited
US4271470A Cited
US4271470B1 Cited
US4395756A Cited
US4466079A Cited
US4417320A Cited
US4509164A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-14 1989-10-14 1990-04-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-14 1993-10-14 1994-04-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-14 1997-10-14 1998-04-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag