← Back to Patent Explorer
US4580330A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit isolation

Assignee: Texas Instruments Inc
•
Filing: 1984-06-15
•
Granted: 1986-04-08
•
Expires: 2004-06-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit isolation technology wherein the nitride-sidewall methods of the prior art are improved by performing an undercut and backfill before the second nitride (the sidewall nitride which prevents encroachment) is added to the first nitride (which covers the moat areas). Thus, the butt joint between the two nitrides is made more secure, and localized bird's-beaking at the butt joint between the moat nitride and the sidewall nitride does not occur.

Inventors

  • 👤 Gordon P. Pollack
  • 👤 Clarence W. Teng
  • 👤 William R. Hunter
  • 👤 Christopher Slawinski
  • 👤 Robert R. Doering

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 18:11
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/102; H10D62/112; H10P; H10P14/00; H10P14/60; H10P14/61; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0145; H10W10/10; H10W10/17; Y; Y10; Y10S; Y10S148/00; Y10S148/05

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 146 words
A method for fabrication of integrated circuits, comprising the steps of: providing a monocrystalline silicon substrate; covering predetermined portions of said substrate with a first patterned composite layer, comprising a first pad oxide layer and a first silicon nitride layer over said first pad oxide layer; anisotropically etching a recess in said substrate where not covered by said first patterned composite layer; etching said pad oxide layer to form a cavity under portions of the periphery of said first nitride layer; conformally depositing a sidewall masking layer to cover sidewalls of said recess and substantially fill said cavity; anisotropically etching said sidewall masking layer to substantially clear the bottom of said recess; oxidizing exposed portions of silicon to form isolation oxide in said recess; removing said first composite layer; and forming desired active devices in portions of said substrate formerly covered by said first composite layer.
Claim 2
Independent Claim 146 words
A method for fabrication of integrated circuits, comprising the steps of: providing a monocrystalline silicon substrate; covering predetermined portions of said substrate with a first patterned composite layer, comprising a first pad oxide layer and a first silicon nitride layer over said first pad oxide layer; anisotropically etching a recess in said substrate where not covered by said first patterned composite layer; etching said pad oxide layer to form a cavity under portions of the periphery of said first nitride layer; conformally depositing a sidewall masking layer to cover sidewalls of said recess and substantially fill said cavity; anisotropically etching said sidewall masking layer to substantially clear the bottom of said recess; oxidizing exposed portions of silicon to form isolation oxide in said recess; removing said first composite layer; and forming desired active devices in portions of said substrate formerly covered by said first composite layer.
Claim 3
Dependent Claim 26 words
The method of claim 1, further comprising the step of: performing a channel stop implant, after said substrate etching step and before said silicon oxidizing step.
Claim 4
Dependent Claim 19 words
The method of claim 1, wherein: said substrate etching step etches to a depth not less than 500 Angstroms.
Claim 5
Independent Claim 21 words
The method of clam 1, wherein: said sidewall masking layer has a thickness in the range of 100 to 1000 Angstroms.
Claim 6
Independent Claim 21 words
The method of clam 1, wherein: said sidewall masking layer has a thickness in the range of 100 to 1000 Angstroms.
Claim 7
Dependent Claim 27 words
The method of claim 1, wherein: said oxidization step is performed to form an oxide layer having a thickness in the range between 3000 and 13000 Anstroms.
Claim 8
Dependent Claim 22 words
The method of claim 1, wherein: said substrate recess is etched to have a sidewall angle between 40 degrees and 75 degrees.
Claim 9
Dependent Claim 22 words
The method of claim 1, wherein: said first silicon nitride layer has a thickness in the range of 500 to 3000 Angstroms.
Claim 10
Dependent Claim 26 words
The method of claim 1, wherein: said oxidizing step is performed in an atmosphere comprising steam for at least 20 minutes at at least 900° C.
Claim 11
Dependent Claim 21 words
The method of claim 1, wherein said first pad oxide has a thickness in the range of 100 to 500 Angstroms.

References Cited (Backward Citations)

US4462846A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-07 1989-10-07 1990-04-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-07 1993-10-07 1994-04-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-07 1997-10-07 1998-04-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag