Patent US2658324A successfully refreshed from Google Patents.
Patent US4574468A successfully refreshed from Google Patents.
US4574468A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a semiconductor device having narrow coplanar silicon electrodes
Assignee: US Philips Corp
•
Filing: 1984-10-04
•
Granted: 1986-03-11
•
Expires: 2004-10-04
Abstract
Abstract A method of manufacturing a semiconductor device, for example an SPS memory having narrow coplanar silicon electrodes. The electrodes are formed by etching grooves or slots (10) having a width in the submicron range into a polycrystalline silicon layer (3), the slot width being defined by the oxidized edge (6) of a silicon auxiliary layer (5). The electrodes are alternately covered by silicon oxide and by a layer comprising silicon nitride. According to the invention, the electrodes formed covered by silicon oxide (3B, 13B) are first interconnected pairwise, whereupon they are separated from each other in a separate etching step and are provided with self-aligned contact windows (15). Thus, the very narrow electrodes can be contacted without technological problems and memory cells of very small dimensions can be obtained.
Inventors
- 👤 Jan W. Slotboom
- 👤 Henricus G. R. Maas
- 👤 Johannes A. Appels
- 👤 Francois M. Klaassen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 09:41
CPC Classifications
H; H10; H10D; H10D44/00; H10D44/01; H10D44/041; H10P; H10P76/00; H10P76/40
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
225 words
A method of manufacturing a semiconductor device comprising a plurality of adjacent narrow and closely spaced coplanar silicon electrodes, in which on an electrically insulating layer there are deposited successively a first silicon layer, an oxidation-preventing layer and a second silicon layer, after which the second silicon layer is etched in a pattern comprising a plurality of parallel silicon strips whereupon this silicon pattern is partly oxidized and the uncovered parts of the oxidation-preventing layer are then removed by etching, after which the oxide present is etched away, the second silicon layer and the uncovered parts of the first silicon layer are thermally oxidized, the uncovered parts of the oxidation-preventing layer are removed by selective etching and a pattern comprising parallel silicon electrodes separated by grooves is formed by etching away the subjacent parts of the first silicon layer, characterized in that at least two of the so formed silicon electrodes which are covered by the oxidation-preventing layer are interconnected by means of a part of the first silicon layer, in that this connection is interrupted by a masking and etching step, in that the uncovered parts of the first silicon layer are thermally oxidized until the grooves are filled at least in part with oxide, and in that by selectively locally etching the oxidation-preventing layer contact windows are formed on the underlying silicon electrodes.
Claim 2
Independent Claim
225 words
A method of manufacturing a semiconductor device comprising a plurality of adjacent narrow and closely spaced coplanar silicon electrodes, in which on an electrically insulating layer there are deposited successively a first silicon layer, an oxidation-preventing layer and a second silicon layer, after which the second silicon layer is etched in a pattern comprising a plurality of parallel silicon strips whereupon this silicon pattern is partly oxidized and the uncovered parts of the oxidation-preventing layer are then removed by etching, after which the oxide present is etched away, the second silicon layer and the uncovered parts of the first silicon layer are thermally oxidized, the uncovered parts of the oxidation-preventing layer are removed by selective etching and a pattern comprising parallel silicon electrodes separated by grooves is formed by etching away the subjacent parts of the first silicon layer, characterized in that at least two of the so formed silicon electrodes which are covered by the oxidation-preventing layer are interconnected by means of a part of the first silicon layer, in that this connection is interrupted by a masking and etching step, in that the uncovered parts of the first silicon layer are thermally oxidized until the grooves are filled at least in part with oxide, and in that by selectively locally etching the oxidation-preventing layer contact windows are formed on the underlying silicon electrodes.
Claim 3
Dependent Claim
31 words
A method as claimed in claim 1, characterized in that the first silicon layer is a highly doped layer and the second silicon layer is a considerably more weakly doped layer.
Claim 4
Dependent Claim
30 words
A method as claimed in claim 2, characterized in that the first silicon layer is n-type conducting and has a doping concentration of at least 2.10 20 atoms/cm 3 .
Claim 5
Independent Claim
70 words
A method as claimed in any one of the preceding claims, characterized in that the second silicon layer is thinner than the first silicon layer, and in that a second oxidation-preventing layer is deposited on the second silicon layer, as a result of which the pattern formed from the second silicon layer is partly oxidized only at the edge thereof, the second oxidation-preventing layer being removed after this partial oxidation.
Claim 6
Dependent Claim
77 words
A method as claimed in claim 4, characterized in that after etching away the oxide formed during the partial oxidation and removing the second oxidation-preventing layer, the second silicon layer is converted entirely and the first silicon layer is converted only in part into oxide by thermal oxidation, after which by a dip etch the oxide formed from the second silicon layer is entirely, and the oxide formed on the first silicon layer is only partly removed.
Claim 7
Independent Claim
19 words
A method as claimed in claims 1, 2 or 3 characterized in that the oxidation-preventing layers comprise silicon nitride.
References Cited (Backward Citations)
US4449287A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-03-10 | 1989-09-09 | 1990-03-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-03-10 | 1993-09-09 | 1994-03-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-03-10 | 1997-09-09 | 1998-03-11 | $7700.00 | Window Closed / Lapsed |