Patent US4572946A successfully refreshed from Google Patents.
US4572946A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Credit card circuit arrangement with a memory and an access control unit
Assignee: Siemens AG
•
Filing: 1984-05-14
•
Granted: 1986-02-25
•
Expires: 2004-05-14
Abstract
Abstract A monolithically integrable circuit arrangement includes a memory with non-volatile electrically writable and erasable memory cells, an addressing circuit for reading, writing and erasing the memory, and a control unit which makes the access to the memory dependent on a validation operation with data comparison between stored reference data and code data entered from the outside, wherein the control unit, consisting of at least one comparator (57) for delivering a comparison signal (DOK), of a write control unit (3) for alternatively writing on a first or second operating data region which can be selected via an addressing unit depending on the comparison signal in such a manner that in the event of equality of the data, the first, and in the event of inequality of the data, the second operating data region is addressed, and having an erase control unit (9) for erasing the operating data regions, depending on the preceding execution of a write operation in the first operating data region.
Inventors
- 👤 Hartmut Schrenk
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 22:01
CPC Classifications
G; G07; G07F; G07F7/00; G07F7/08; G07F7/10; G07F7/1008; G06; G06F; G06F21/00; G06F21/70; G06F21/78; G06F21/79; G06Q; G06Q20/00; G06Q20/30; G06Q20/34; G06Q20/341; G06Q20/357
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
162 words
Monolithically integrable circuit arrangement consisting of a memory with non-volatile electrically writable and erasable memory cells, an addressing circuit for reading, writing and erasing memory, and of a control unit which makes the access to the memory dependent on a validation operation with data comparison between stored reference data and code data entered from the outside, wherein the control unit, consisting of at least one comparator (57) for delivering a comparison signal (DOK), of a write control unit (3) for alternatively writing on a first or second operating data region which can be selected via an addressing unit depending on the comparison signal in such a manner that in the event of equality of the data, the first, and in the event of inequality of the data, the second operating data region is addressed, and having an erase control unit (9) for erasing the operating data regions, depending on the preceding execution of a write operation in the first operating data region.
Claim 2
Dependent Claim
162 words
Monolithically integrable circuit arrangement consisting of a memory with non-volatile electrically writable and erasable memory cells, an addressing circuit for reading, writing and erasing memory, and of a control unit which makes the access to the memory dependent on a validation operation with data comparison between stored reference data and code data entered from the outside, wherein the control unit, consisting of at least one comparator (57) for delivering a comparison signal (DOK), of a write control unit (3) for alternatively writing on a first or second operating data region which can be selected via an addressing unit depending on the comparison signal in such a manner that in the event of equality of the data, the first, and in the event of inequality of the data, the second operating data region is addressed, and having an erase control unit (9) for erasing the operating data regions, depending on the preceding execution of a write operation in the first operating data region.
Claim 3
Dependent Claim
45 words
Circuit arrangement according to claim 1, comprising at least one state change indicator (59) associated with the first operating data region for delivering a first state change signal (SOK) in the event of a change of the memory content of the first operating data region.
Claim 4
Dependent Claim
42 words
Circuit arrangement according to claim 1, wherein at least one second state change indicator (58) associated with the second operating data region, for delivering a second state change signal (VOK) if a free storage cell of the second operating region is addressed.
Claim 5
Dependent Claim
45 words
Circuit arrangement according to claim 3, comprising: several storage cells in the second operating data region; several second state change indicators (58) which are respectively assigned to the storage cells, and the outputs of which are interlinked with each other via a logical OR circuit.
Claim 6
Dependent Claim
37 words
Circuit arrangement according to claim 1, characterized by the feature that the write control (3) comprises a write inhibitor depending on the output signal of the second state change indicator (58), for the two operating data regions.
Claim 7
Dependent Claim
23 words
Circuit arrangement according to claim 1, comprising an erase control for the common erasing of the first and the second operating data region.
Claim 8
Dependent Claim
37 words
Circuit arrangement according to claim 1, characterized by the feature that the erase control comprises an erase inhibitor which depends on the output signal of the first state change indicator (59) for the two operating data regions.
Claim 9
Dependent Claim
27 words
Circuit arrangement according to claim 1, further comprising a cycle control (4) for validating the write inhibition after the occurrence of the second state change signal (VOK).
Claim 10
Dependent Claim
27 words
Circuit arrangement according to claim 8, wherein said cycle control further operates to validate an erase inhibitor after the occurrence of the first state change signal (SOK).
Claim 11
Dependent Claim
29 words
Circuit arrangement according to claim 8, wherein the cycle control further operates to produce a fourth validation signal (FREI) after the occurrence of the first state change signal (SOK).
Claim 12
Dependent Claim
50 words
Circuit arrangement according to claim 1, further comprising a shift register (1) for receiving a code word, which can be read by means of a shifting clock frequency φ and a device for resetting the cycle control into a defined starting state in response to the shifting clock frequency φ.
References Cited (Backward Citations)
US4001550A
Cited
US4001550B1
Cited
FR2401459A1
Cited
FR2460506A2
Cited
FR2471000A1
Cited
US4439670A
Cited
US4408119A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-02-24 | 1989-08-26 | 1990-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-02-24 | 1993-08-26 | 1994-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-02-24 | 1997-08-26 | 1998-02-25 | $7700.00 | Window Closed / Lapsed |