US4572925A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Printed circuit boards with solderable plating finishes and method of making the same
Assignee: STC PLC
•
Filing: 1984-03-13
•
Granted: 1986-02-25
•
Expires: 2004-03-13
Abstract
Abstract Printed circuit manufacture may employ a plated palladium-nickel alloy layer as an etch resist and plating finish. Prior to the use of palladium-nickel, tin-lead was used as the etch resist and plating finish. The palladium-nickel layer is generally superior to the corresponding tin-lead layer except for solderability. To improve the solderability of at least these areas of the palladium-nickel to which elements are to be soldered, a layer of copper is deposited thereon. If desired, the solderability of the copper may be preserved by coating it with, for example, a tin-lead layer.
Inventors
- 👤 John A. Scarlett
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 10:09
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/22; H05K3/24; H05K3/244; H05K3/02; H05K3/06; H05K3/061; H05K3/062; H05K2201/00; H05K2201/03; H05K2201/0332; H05K2201/0335; H05K2201/0341; H05K2201/09; H05K2201/09209; H05K2201/09654; H05K2201/09736; H05K2203/00; H05K2203/05; H05K2203/0562; H05K2203/0571; H05K2203/07; H05K2203/0703; H05K2203/072; H05K3/243; H05K3/30; H05K3/32; H05K3/34; H05K3/3465; H05K3/3473; H05K3/40; H05K3/42; H05K3/425; H05K3/427; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49165
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
191 words
A printed circuit board comprising: an insulating substrate with at least one hole extending therethrough, the substrate forming a wall surface of the hole; conductive areas provided on one or more surfaces of the insulating substrate, the conductive areas comprising a first copper layer on the substrate and on the hole wall surface, and a palladium-nickel alloy layer on the first copper layer, the palladium-nickel alloy layer during manufacture of the circuit board comprising an etch resist for the first copper layer; and a second copper layer on the palladium-nickel alloy layer on at least one of said areas to enable a solder joint containing tin to be made at said at least one area, the palladium-nickel alloy at said at least one area serving to limit the diffusion of tin into the first copper layer from such solder joint, and the thickness of the second copper layer being determined in accordance with the volume of the solder joint to be made, said thickness being greater for a large volume solder joint than for a small volume solder joint to control the diffusion of said tin into the second copper layer.
Claim 2
Dependent Claim
191 words
A printed circuit board comprising: an insulating substrate with at least one hole extending therethrough, the substrate forming a wall surface of the hole; conductive areas provided on one or more surfaces of the insulating substrate, the conductive areas comprising a first copper layer on the substrate and on the hole wall surface, and a palladium-nickel alloy layer on the first copper layer, the palladium-nickel alloy layer during manufacture of the circuit board comprising an etch resist for the first copper layer; and a second copper layer on the palladium-nickel alloy layer on at least one of said areas to enable a solder joint containing tin to be made at said at least one area, the palladium-nickel alloy at said at least one area serving to limit the diffusion of tin into the first copper layer from such solder joint, and the thickness of the second copper layer being determined in accordance with the volume of the solder joint to be made, said thickness being greater for a large volume solder joint than for a small volume solder joint to control the diffusion of said tin into the second copper layer.
Claim 3
Dependent Claim
21 words
A printed circuit board as claimed in claim 1, wherein the second copper layer is treated whereby to preserve its solderability.
Claim 4
Dependent Claim
21 words
A printed circuit board as claimed in claim 2, where the second copper layer is coated with a flux compatible lacquer.
Claim 5
Dependent Claim
17 words
A printed circuit board as claimed in claim 2, wherein the second copper layer is tin plated.
Claim 6
Dependent Claim
17 words
A printed circuit board as claimed in claim 2, wherein the second copper layer is tin-lead coated.
Claim 7
Dependent Claim
23 words
A printed circuit board as claimed in claim 1, wherein said conductive areas comprise conductive tracks which are finished by the palladium-nickel alloy.
Claim 8
Dependent Claim
20 words
A printed circuit board as claimed in claim 6, including a layer of solder resist extending over said conductive tracks.
Claim 9
Independent Claim
201 words
A method of manufacturing a printed circuit board comprising the steps of: selectively plating areas of a first copper layer-coated insulating substrate with a palladium-nickel alloy, the insulating substrate having at least one hole extending therethrough, the hole wall surface being coated by the first copper layer and said areas including the copper-coated hole wall surface; employing the palladium-nickel alloy as an etch resist to protect said areas; etching the first copper layer from the substrate except in said areas protected by said palladium-nickel alloy, or in other areas protected by another etch resistant layer; and depositing a second copper layer on at least one of said palladium-nickel alloy plated areas to enable a solder joint containing tin to be made thereto, the palladium-nickel alloy at said at least one area serving to limit the diffusion of tin into the first copper layer from such solder joint, and wherein said depositing comprises controlling the thickness of the second copper layer in accordance with the volume of the solder joint to be made, said thickness being greater for a large volume solder joint than for a small volume solder joint to control the diffusion of said tin into the second copper layer.
Claim 10
Independent Claim
201 words
A method of manufacturing a printed circuit board comprising the steps of: selectively plating areas of a first copper layer-coated insulating substrate with a palladium-nickel alloy, the insulating substrate having at least one hole extending therethrough, the hole wall surface being coated by the first copper layer and said areas including the copper-coated hole wall surface; employing the palladium-nickel alloy as an etch resist to protect said areas; etching the first copper layer from the substrate except in said areas protected by said palladium-nickel alloy, or in other areas protected by another etch resistant layer; and depositing a second copper layer on at least one of said palladium-nickel alloy plated areas to enable a solder joint containing tin to be made thereto, the palladium-nickel alloy at said at least one area serving to limit the diffusion of tin into the first copper layer from such solder joint, and wherein said depositing comprises controlling the thickness of the second copper layer in accordance with the volume of the solder joint to be made, said thickness being greater for a large volume solder joint than for a small volume solder joint to control the diffusion of said tin into the second copper layer.
Claim 11
Dependent Claim
19 words
A method as claimed in claim 2, wherein the second copper layer is deposited by an electroless plating process.
Claim 12
Dependent Claim
20 words
A method as claimed in claim 9, wherein the second copper layer is deposited by an autocatalytic electroless plating process.
Claim 13
Dependent Claim
17 words
A method as claimed in claim 2, further comprising preserving the solderability of the deposited copper layer.
Claim 14
Dependent Claim
15 words
A method as claimed in claim 2, further comprising tin-lead coating the deposited copper layer.
References Cited (Backward Citations)
GB978793A
Cited
GB1194894A
Cited
GB1224953A
Cited
GB1409737A
Cited
US4075416A
Cited
US4104111A
Cited
US4135988A
Cited
GB2017416A
Cited
GB2051489A
Cited
US4285991A
Cited
US4440823A
Cited
US4444619A
Cited
US4512829A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-02-24 | 1989-08-26 | 1990-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-02-24 | 1993-08-26 | 1994-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-02-24 | 1997-08-26 | 1998-02-25 | $7700.00 | Window Closed / Lapsed |