← Back to Patent Explorer
US4570158A Expired / Lapsed US ⏱️ 0.0 years remaining

Horizontal and vertical image inversion circuit for a video display

Assignee: Williams Electronics Games Inc
•
Filing: 1983-12-15
•
Granted: 1986-02-11
•
Expires: 2003-12-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A video display system is provided for a video game or the like including a computer, a CRT, and mechanism for displaying images on the CRT under control of the computer. An image memory receives image data from the computer for subsequent display on the CRT. A mechanism causes the image data to be written into the image memory in one of two selectable modes, namely, left to right or right to left. Another mechanism causes the image data to be read from the memory for subsequent display on said CRT in one of two modes, namely, top to bottom or bottom to top. A mechanism controls the selection of the writing and reading modes wherein the image displayed on the CRT may be normal or inverted when viewed from a fixed position.

Inventors

  • 👤 Charles R. Bleich
  • 👤 Eugene P. Jarvis
  • 👤 Walter E. Smolucha

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 19:22
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/36; G09G5/39; G06; G06T; G06T1/00; G06T1/60; G09G2340/00; G09G2340/04; G09G2340/0492

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 279 words
In a video display system including a computer, a CRT, and means for displaying images which may include graphic displays on said CRT under control of said computer including an image memory which receives image data including graphic display data from the computer for subsequent display on said CRT, the image memory comprising a pixel memory map of the image to be display on the CRT, the improvement comprising means for writing the image data into said image memory in one of two selectable modes, namely, left to right or right to left; the means for writing including address generating means and first address memory means operatively disposed between the address generating means and the image memory, the first address memory means having selectable first and second address spaces, said first and second address spaces adapted to access the image memory, respectively, from left to right and right to left writing modes; means for reading the image data from said image memory for subsequent display on said CRT in one of two selectable modes, namely, top to bottom or bottom to top, the means for reading including said address generating means and second address memory means operatively disposed between the address generating means and the image memory, the second address memory means having selectable third and forth address spaces, said third and forth address spaces adapted to access the image memory, respectively, from top to bottom and bottom to top; and means operatively connected to said first and second address memory means for controlling said writing and reading means whereby the image displayed on said CRT may be normal, inverted or partially inverted when viewed from a fixed position.
Claim 2
Dependent Claim 279 words
In a video display system including a computer, a CRT, and means for displaying images which may include graphic displays on said CRT under control of said computer including an image memory which receives image data including graphic display data from the computer for subsequent display on said CRT, the image memory comprising a pixel memory map of the image to be display on the CRT, the improvement comprising means for writing the image data into said image memory in one of two selectable modes, namely, left to right or right to left; the means for writing including address generating means and first address memory means operatively disposed between the address generating means and the image memory, the first address memory means having selectable first and second address spaces, said first and second address spaces adapted to access the image memory, respectively, from left to right and right to left writing modes; means for reading the image data from said image memory for subsequent display on said CRT in one of two selectable modes, namely, top to bottom or bottom to top, the means for reading including said address generating means and second address memory means operatively disposed between the address generating means and the image memory, the second address memory means having selectable third and forth address spaces, said third and forth address spaces adapted to access the image memory, respectively, from top to bottom and bottom to top; and means operatively connected to said first and second address memory means for controlling said writing and reading means whereby the image displayed on said CRT may be normal, inverted or partially inverted when viewed from a fixed position.
Claim 3
Dependent Claim 28 words
The system according to claim 1 wherein said first address generating means comprises a first read only memory containing two sets of data which define two lookup tables.
Claim 4
Dependent Claim 48 words
The system according to claim 1 wherein said second address generating means comprises a first read only memory containing two sets of data which define two lookup tables, each table as selected by said controlling means corresponding to one of the two selectable modes of said reading means.
Claim 5
Dependent Claim 21 words
The system according to claim 1 wherein said controlling means comprises a flip-flop which is set and reset by said computer.
Claim 6
Dependent Claim 29 words
The system according to claim 1 wherein said reading means further includes a scanning means for periodically generating an address for each data storage location in said image memory.
Claim 7
Dependent Claim 22 words
The system according to claim 5 wherein said scanning means comprises a binary counter and a clock for periodically incrementing said counter.
Claim 8
Dependent Claim 17 words
The system according to claim 1 further comprising a multiplexor for coupling addresses to said image memory.

References Cited (Backward Citations)

US3777059A Cited
US3976982A Cited
US4168488A Cited
US4323981A Cited
US4326201A Cited
US4271476A Cited
US4486745A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-02-10 1989-08-12 1990-02-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-02-10 1993-08-12 1994-02-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-02-10 1997-08-12 1998-02-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag