US4564926A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Information memory device with address multiplexing
Assignee: NTT Inc
•
Filing: 1982-06-04
•
Granted: 1986-01-14
•
Expires: 2002-06-04
Abstract
Abstract In an information memory device of the type wherein informations are sequentially stored in cells of a memory cell array and read out from the cells according to selected addresses, there are provided an internal address generator for generating an internal address, an address information selector for selecting either one of the internal address and an external address supplied from outside to form a selected address, and an information memory circuit for storing a memory information at a position designated by the selected address and for reading out the information stored in the designated position.
Inventors
- 👤 Tadanobu Nikaido
- 👤 Norio Miyahara
- 👤 Kanji Tawara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 10:50
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/76; G06F7/78; G06F7/785; G11; G11C; G11C8/00; G11C8/06; G11C8/18; H; H04; H04Q; H04Q11/00; H04Q11/04; H04Q11/08
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
194 words
An integrated memory device for a time switch comprising: an external address input device for receiving external addresses from an external address source; an internal address generator for sequentially generating internal addresses in response to address clock pulses; an address selector for selecting one or the other of said internal and external addresses in response to a select signal to transmit the address selected as a selected address; memory circuit means having a plurality of bit locations for storing information received from an external information source at a bit location designated by said selected address in response to a write signal and for reading out the information stored at said bit location designated by said selected address in response to a read signal; and a control signal generator responsive to clock pulses having a predetermined period T received from an external clock, said control signal generator having first means for alternately generating said read and write signals, second means for generating said select signal in synchronization with a respective one of said read and write signals, and third means for generating said address clock pulses having a period two times said predetermined period T.
Claim 2
Dependent Claim
194 words
An integrated memory device for a time switch comprising: an external address input device for receiving external addresses from an external address source; an internal address generator for sequentially generating internal addresses in response to address clock pulses; an address selector for selecting one or the other of said internal and external addresses in response to a select signal to transmit the address selected as a selected address; memory circuit means having a plurality of bit locations for storing information received from an external information source at a bit location designated by said selected address in response to a write signal and for reading out the information stored at said bit location designated by said selected address in response to a read signal; and a control signal generator responsive to clock pulses having a predetermined period T received from an external clock, said control signal generator having first means for alternately generating said read and write signals, second means for generating said select signal in synchronization with a respective one of said read and write signals, and third means for generating said address clock pulses having a period two times said predetermined period T.
Claim 3
Dependent Claim
126 words
The integrated memory device of claim 1 wherein said control signal generator includes means responsive to a first external control signal for activating said first means to alternately generate said read and write signals and said second means to generate said select signal in synchronization with the generation of said write signal, and responsive to a said second external control signal for activating first means to alternately generate said read and write signals and second means to generate said select signal in synchronization with the generation of said read signal, and further responsive to a third external control signal for actuating said first means to repetitively generate said read signal and for actuating said second means to repetitively generate a select signal selecting said internal address.
Claim 4
Dependent Claim
30 words
The integrated memory device of claim 1 wherein said internal address generator comprises a counter which counts the number of received address clock pulses to generate a sequential internal addresses.
Claim 5
Dependent Claim
136 words
The integrated memory device of claim 1 wherein said control signal generator includes means responsive to a first external control signal for activating said first means to alternately generate said read and write signals and said second means to generate said select signal in synchronization with the generation of said write signal, responsive to a second external control signal for activating said first means to alternately generate said read and write signals and said second means to generate said select signal in synchronization with the generation of said read signal and further responsive to a third external control signal and said clock pulses having a predetermined period T for activating said first means to repetitively generate a respective one of said read and write signals and activating said second means to repetitively generate said select signal.
References Cited (Backward Citations)
US3798617A
Cited
US4099256A
Cited
US4207618A
Cited
US4207618B1
Cited
US4347589A
Cited
US4376988A
Cited
JPS57212677A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-01-13 | 1989-07-15 | 1990-01-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-01-13 | 1993-07-15 | 1994-01-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-01-13 | 1997-07-15 | 1998-01-14 | $7700.00 | Window Closed / Lapsed |