← Back to Patent Explorer
US4560940A Expired / Lapsed US ⏱️ 0.0 years remaining

Peak amplitude measurement

Assignee: Seagate Technology LLC
•
Filing: 1983-06-10
•
Granted: 1985-12-24
•
Expires: 2003-06-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus for measuring the peak amplitude of an input signal includes a comparator for comparing the input signal against a reference signal. The comparator selectively drives a latch which in turn drives a successive approximation register. The count in the successive approximation register is selectively increased or decreased by a predetermined amount, depending on the condition of the latch and the count in the register. The register count is converted by a digital-to-analog converter to provide the reference signal.

Inventors

  • 👤 Albert van der Schans

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 06:48
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/04

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 186 words
Apparatus for measuring the peak amplitude of an input signal, comprising, in combination: comparator means having a first input for receiving an input signal whose peak amplitude is to be measured and a second input for receiving a reference signal, said comparator means providing an output signal whenever the amplitude of said input signal exceeds the amplitude of said reference signal; latch means responsive to the output signal from said comparator means for providing a latch signal; a successive approximation register having a clock input for receiving clock signals and a drive input for receiving said latch signal, said register containing a digital count comprising a plurality of bits, said register being responsive to said clock signal and to said latch signal to operate on successively decreasing significant bits in said digital count to successively increase and decrease said digital count with each clock cycle, the increase or decrease of said digital count being based on the value of said latch signal; and converter means responsive to said digital count for providing said reference signal, said reference signal having an amplitude representative of said digital count.
Claim 2
Dependent Claim 186 words
Apparatus for measuring the peak amplitude of an input signal, comprising, in combination: comparator means having a first input for receiving an input signal whose peak amplitude is to be measured and a second input for receiving a reference signal, said comparator means providing an output signal whenever the amplitude of said input signal exceeds the amplitude of said reference signal; latch means responsive to the output signal from said comparator means for providing a latch signal; a successive approximation register having a clock input for receiving clock signals and a drive input for receiving said latch signal, said register containing a digital count comprising a plurality of bits, said register being responsive to said clock signal and to said latch signal to operate on successively decreasing significant bits in said digital count to successively increase and decrease said digital count with each clock cycle, the increase or decrease of said digital count being based on the value of said latch signal; and converter means responsive to said digital count for providing said reference signal, said reference signal having an amplitude representative of said digital count.
Claim 3
Dependent Claim 106 words
Apparatus according to claim 1 wherein said latch means further includes a reset input for receiving said clock signals, said latch means being reset by said clock signals to produce a latch signal of a first value and being set by said output signal from said comparator means to produce a latch signal of a second value, said register being responsive to said clock signal and to said latch signal of said first value to decrease the digital count in said register and being responsive to said clock signal and to said latch signal of said second value to increase the digital count in said register.
Claim 4
Dependent Claim 27 words
Apparatus according to claim 2 further including output means connected to said register for providing a digital output signal representative of the digital count in said register.

References Cited (Backward Citations)

US3916327A Cited
US3938188A Cited
US3984832A Cited
US4204260A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-12-23 1989-06-24 1989-12-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-12-23 1993-06-24 1993-12-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-12-23 1997-06-24 1997-12-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag