← Back to Patent Explorer
US4556846A Expired / Lapsed US ⏱️ 0.0 years remaining

Eddy current testing device with a balancing digital memory

Assignee: Intercontrole SA
•
Filing: 1983-02-18
•
Granted: 1985-12-03
•
Expires: 2003-02-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Eddy current non-destructive testing device comprising in per se known manner an exciting generator, a probe connected to the latter, means for sampling in the probe a measuring voltage, means for producing a reference voltage, a differential amplifier having a first and second input and an output, a first input receiving the measuring voltage and the second the reference voltage, digital signal processing means having an input connected to the output of the differential amplifier across an amplifier, said processing means successively comprising an analog--digital converter, a first random access memory and a digital processing circuit, wherein the means for producing a reference voltage comprise a second random access memory having an input and an output, the input being connected to the output of the first random access memory across a switching circuit and a digital--analog converter having an input connected to the output of the memory and an output connected to the second input of the differential amplifier.

Inventors

  • 👤 Jean-Pierre D'Hondt

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 18:04
CPC Classifications
G; G01; G01N; G01N27/00; G01N27/72; G01N27/82; G01N27/90; G01N27/9046

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 172 words
An eddy current non-destructive testing device comprising an exciting generator, a probe connected to the latter, an amplifier having two inputs connected to the probe and an output supplying a measuring voltage, a differential amplifier having a first and a second input and an output, the first input receiving the measuring voltage, a variable gain amplifier having an input connected to the output of the differential amplifier, said amplifier having an output, an analog--digital converter having an input connected to said output of said amplifier and having an output, a first random access memory having an input connected to the output of said analog--digital converter, and an output, a second random access memory having an input and an output, a switching circuit being connected between the output of the first random access memory and the input of said second random access memory and a digital analog converter having an input connected to the output of the second random access memory and an output connected to the second input of said differential amplifier.
Claim 2
Dependent Claim 172 words
An eddy current non-destructive testing device comprising an exciting generator, a probe connected to the latter, an amplifier having two inputs connected to the probe and an output supplying a measuring voltage, a differential amplifier having a first and a second input and an output, the first input receiving the measuring voltage, a variable gain amplifier having an input connected to the output of the differential amplifier, said amplifier having an output, an analog--digital converter having an input connected to said output of said amplifier and having an output, a first random access memory having an input connected to the output of said analog--digital converter, and an output, a second random access memory having an input and an output, a switching circuit being connected between the output of the first random access memory and the input of said second random access memory and a digital analog converter having an input connected to the output of the second random access memory and an output connected to the second input of said differential amplifier.
Claim 3
Dependent Claim 17 words
A device according to claim 1, wherein each memory is addressed by a counter and a clock.

References Cited (Backward Citations)

US3229198A Cited
US3599145A Cited
US4460869A Cited
US4207520A Cited
US4331920A Cited
US4326166A Cited
US4230987A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-12-02 1989-06-03 1989-12-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-12-02 1993-06-03 1993-12-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-12-02 1997-06-03 1997-12-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag