← Back to Patent Explorer
US4554497A Expired / Lapsed US ⏱️ 0.0 years remaining

Acceleration/deceleration circuit

Assignee: Fanuc Corp
•
Filing: 1983-09-30
•
Granted: 1985-11-19
•
Expires: 2003-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An acceleration/deceleration circuit for raising or lowering a feed velocity, in order to achieve a commanded velocity, over a prescribed time constant irrespective of the magnitude of a change in velocity. The acceleration/deceleration circuit includes means (301) for computing a traveling distance along each axis every sampling period (T), a first storage section (#1 through #n) for storing n samplings of traveling distance components along each axis, a second storage section SUM for storing results of computation, and an arithmetic section (ADD, ACC, DIV) for performing an operation: .sub.Δ Xn-.sub.Δ Xo+St→St where .sub.Δ Xn represents the latest sampled traveling distance component, .sub.Δ Xo represents the oldest sampled traveling distance component among the traveling distance components stored in the first storage section, and St represents the contents of the second storage section, and for dividing the result St by n, wherein the result St is stored in the second storage section, and St/n is output as a traveling distance component at a present sampling instant.

Inventors

  • 👤 Ryoichiro Nozawa
  • 👤 Hideaki Kawamura
  • 👤 Takao Sasaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 16:37
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/18; G05B19/41; G05B19/4103; G05B19/416; G05B2219/00; G05B2219/30; G05B2219/34; G05B2219/34167

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 140 words
An acceleration/deceleration circuit for raising or lowering a feed velocity of movable machine element having an axis of movement to achieve a commanded velocity, comprising: means for computing a traveling distance of the element along the axis for every sampling period (T); first storage means for storing n samples of the traveling distances where n=τ/T, and τ is a time constant; arithmetic means for performing an operation: ΔXn-ΔXo+St→St where ΔXn represents the most recently computed traveling distance, ΔXo represents the oldest computed traveling distance component among the traveling distances stored in said first storage means, and St represents the result of the operation, and for dividing the result St of the operation by n; second storage means for storing the result St; and means for providing St/n as an output corresponding to a traveling distance at a present sampling period.
Claim 2
Dependent Claim 140 words
An acceleration/deceleration circuit for raising or lowering a feed velocity of movable machine element having an axis of movement to achieve a commanded velocity, comprising: means for computing a traveling distance of the element along the axis for every sampling period (T); first storage means for storing n samples of the traveling distances where n=τ/T, and τ is a time constant; arithmetic means for performing an operation: ΔXn-ΔXo+St→St where ΔXn represents the most recently computed traveling distance, ΔXo represents the oldest computed traveling distance component among the traveling distances stored in said first storage means, and St represents the result of the operation, and for dividing the result St of the operation by n; second storage means for storing the result St; and means for providing St/n as an output corresponding to a traveling distance at a present sampling period.
Claim 3
Dependent Claim 40 words
An acceleration/deceleration circuit according to claim 1, further comprising: means for accumulating a remainder resulting from the division of St by n, and for adding 1 to said traveling distance at a present sampling when the accumulated remainders exceeds n.
Claim 4
Dependent Claim 34 words
An acceleration/deceleration circuit according to claim 1, wherein said machine element has a plurality of axes of movement and corresponding first storage means, second storage means and arithmetic means are provided for each axis.
Claim 5
Dependent Claim 16 words
An acceleration/deceleration circuit according to claim 1, wherein said first storage means comprises n shift registers.
Claim 6
Dependent Claim 118 words
An acceleration/deceleration circuit for raising or lowering a feed velocity of a machine element having an axis of movement to achieve a commanded velocity, comprising: means for computing a traveling distance of the element along the axis for every sampling period; storage means for storing n samples of the traveling distances; and computing means for multiplying each of the n samples of traveling distances stored in said storage means by a corresponding one of a set of coefficients, for adding the results of the multiplication operations, for dividing the result of the addition by the sum of said set of coefficients, and outputting the result of the division operation as a traveling distance at a present sampling period.
Claim 7
Dependent Claim 118 words
An acceleration/deceleration circuit for raising or lowering a feed velocity of a machine element having an axis of movement to achieve a commanded velocity, comprising: means for computing a traveling distance of the element along the axis for every sampling period; storage means for storing n samples of the traveling distances; and computing means for multiplying each of the n samples of traveling distances stored in said storage means by a corresponding one of a set of coefficients, for adding the results of the multiplication operations, for dividing the result of the addition by the sum of said set of coefficients, and outputting the result of the division operation as a traveling distance at a present sampling period.
Claim 8
Dependent Claim 26 words
An acceleration/deceleration circuit according to claim 5, characterized in that the numerical value n is made equal to τ/T, where τ is an acceleration/deceleration time constant.
Claim 9
Dependent Claim 20 words
An acceleration/deceleration circuit according to claim 6, characterized in that the sum of said coefficients is made equal to n.
Claim 10
Dependent Claim 28 words
An acceleration/deceleration circuit according to claim 5, wherein said storage means comprises n shift registers for storing respective ones of the traveling distances computed for corresponding sampling periods.
Claim 11
Dependent Claim 32 words
An acceleration/deceleration circuit according to claim 8, wherein said arithmetic means comprises n multipliers provided for corresponding shift registers, each multiplier multiplying the contents of said corresponding shift register by a coefficient.
Claim 12
Dependent Claim 48 words
An acceleration/deceleration circuit according to claim 7, further comprising means for accumulating a remainder resulting from dividing the result of the addition by the sum of said set of coefficients and for adding 1 to said traveling distance when the accumulated value exceeds the sum of said coefficients.

References Cited (Backward Citations)

US3838325A Cited
US4368433A Cited
US4357664A Cited
US4488098A Cited
US4486693A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-11-18 1989-05-20 1989-11-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-11-18 1993-05-20 1993-11-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-11-18 1997-05-20 1997-11-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag