US4553218A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous carry frequency divider and method of using therefor
Assignee: General Dynamics Mission Systems Inc
•
Filing: 1983-02-28
•
Granted: 1985-11-12
•
Expires: 2003-02-28
Abstract
Abstract A synchronous carry frequency divider having a series of counters wherein each pair of counters is separated by a flip-flop and wherein the last counter in the series is followed by a terminal flip-flop. The counters and the flip-flops are synchronously clocked so that the divisor ratio is increased by the number of flip-flops employed. When the terminal flip-flop is toggled by the last counter a terminal count signal and a preset enable signal are simultaneously achieved without the delays associated with terminal count decode networks.
Inventors
- 👤 Thad J. Genrich
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 22:38
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/665; G; G06; G06F; G06F7/00; G06F7/60; G06F7/68
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
114 words
A frequency divider comprising: means for applying a clock signal; a series of counters, at least all but the initial counter in said series having a count enable input, each counter in said series having a terminal count output for providing a terminal count signal and each counter in said series being coupled to said means for applying; means, coupled between the terminal count output of a first counter in each successive pair of counters and the count enable input of a second counter in each successive pair of counters and coupled to said means for applying, for synchronizing application of a terminal count signal to a count enable input with said clock signal.
Claim 2
Dependent Claim
114 words
A frequency divider comprising: means for applying a clock signal; a series of counters, at least all but the initial counter in said series having a count enable input, each counter in said series having a terminal count output for providing a terminal count signal and each counter in said series being coupled to said means for applying; means, coupled between the terminal count output of a first counter in each successive pair of counters and the count enable input of a second counter in each successive pair of counters and coupled to said means for applying, for synchronizing application of a terminal count signal to a count enable input with said clock signal.
Claim 3
Dependent Claim
56 words
The frequency divider as recited in claim 1 wherein each of said counters comprises a preset enable input and further comprising means, coupled to said means for applying, coupled to each of said preset enable inputs, and coupled to the terminal count output of the last counter in said series, for presetting said series of counters.
Claim 4
Dependent Claim
18 words
The frequency divider as recited in claim 2 wherein said means for synchronizing comprise a clocked memory element.
Claim 5
Dependent Claim
18 words
The frequency divider as recited in claim 2 wherein said means for presetting comprise a clocked memory element.
Claim 6
Dependent Claim
17 words
The frequency divider as recited in claim 2 wherein each of said counters is an up counter.
Claim 7
Dependent Claim
18 words
The frequency divider as recited in claim 5 wherein said means for presetting comprise a clocked memory element.
Claim 8
Dependent Claim
17 words
The frequency divider as recited in claim 2 wherein each of said counters is a down counter.
Claim 9
Dependent Claim
18 words
The frequency divider as recited in claim 7 wherein said means for presetting comprise a clocked memory element.
Claim 10
Dependent Claim
18 words
The frequency divider as recited in claim 1 wherein said means for synchronizing comprise a clocked memory element.
Claim 11
Dependent Claim
17 words
The frequency divider as recited in claim 1 wherein each of said counters is an up counter.
Claim 12
Dependent Claim
18 words
The frequency divider as recited in claim 10 wherein said means for synchronizing comprise a clocked memory element.
Claim 13
Dependent Claim
17 words
The frequency divider as recited in claim 1 wherein each of said counters is a down counter.
Claim 14
Dependent Claim
18 words
The frequency divider as recited in claim 12 wherein said means for synchronizing comprise a clocked memory element.
Claim 15
Dependent Claim
71 words
A counting apparatus comprising: means for providing a clock signal; and a series of counting units coupled to receive the clock signal, each of said counting units comprising an up counter having a terminal count output for providing a terminal count signal and a clocked memory element, coupled to the terminal count output of said counter, for delaying the terminal count signal and synchronizing the delayed signal with said clock signal.
Claim 16
Dependent Claim
71 words
A counting apparatus comprising: means for providing a clock signal; and a series of counting units coupled to receive the clock signal, each of said counting units comprising an up counter having a terminal count output for providing a terminal count signal and a clocked memory element, coupled to the terminal count output of said counter, for delaying the terminal count signal and synchronizing the delayed signal with said clock signal.
Claim 17
Independent Claim
94 words
A method for using a series of counters to provide a frequency divider, having a high divide modulus, comprising the steps of: providing a clock signal; delaying the terminal count of each counter in the series and synchronizing the delayed count with the clock signal; enabling the clocking of a second counter in each successive pair of counters with the synchronized count of a first counter in the pair; and applying the synchronized count from a last counter in the series to each counter in the series to preset each counter in the series.
Claim 18
Independent Claim
94 words
A method for using a series of counters to provide a frequency divider, having a high divide modulus, comprising the steps of: providing a clock signal; delaying the terminal count of each counter in the series and synchronizing the delayed count with the clock signal; enabling the clocking of a second counter in each successive pair of counters with the synchronized count of a first counter in the pair; and applying the synchronized count from a last counter in the series to each counter in the series to preset each counter in the series.
Claim 19
Dependent Claim
71 words
A counting apparatus comprising: means for providing a clock signal; and a series of counting units coupled to receive the clock signal, each of said counting units comprising a down counter having a terminal count output for providing a terminal count signal and a clocked memory element, coupled to the terminal count output of said counter for delaying the terminal count signal and synchronizing the delayed signal with said clock signal.
Claim 20
Dependent Claim
71 words
A counting apparatus comprising: means for providing a clock signal; and a series of counting units coupled to receive the clock signal, each of said counting units comprising a down counter having a terminal count output for providing a terminal count signal and a clocked memory element, coupled to the terminal count output of said counter for delaying the terminal count signal and synchronizing the delayed signal with said clock signal.
References Cited (Backward Citations)
US3538442A
Cited
US3564220A
Cited
US3649815A
Cited
US3849635A
Cited
US3962565A
Cited
US4002926A
Cited
US4160898A
Cited
US4231099A
Cited
US4390960A
Cited
US4413350A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-11-11 | 1989-05-13 | 1989-11-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-11-11 | 1993-05-13 | 1993-11-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-11-11 | 1997-05-13 | 1997-11-12 | $7700.00 | Window Closed / Lapsed |