Patent US4228154A successfully refreshed from Google Patents.
Patent US4553044A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4553044A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit output driver stage

Assignee: National Semiconductor Corp
•
Filing: 1983-05-11
•
Granted: 1985-11-12
•
Expires: 2003-05-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An output stage suitable for monolithic semiconductor IC uses is disclosed. The stage employs a pair conventional NPN output transistors biased and driven with conventional bipolar IC elements. The pull up device, which sources output current for positive or rising inputs, is maintained on for negative signal swings so that it can be used to bias the pull down device which is cut off for positive signal swings.

Inventors

  • 👤 Harry J. Bittner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 22:17
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/30; H03F3/3069; H03F3/3071

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 146 words
A monolithic integrated circuit output stage having input and output terminals and first and second power supply rails connectable to a source of operating power, said stage comprising: a pair of like conductivity type transistors having their emitter-collector circuits coupled in series between said first and second rails with the juncture of said pair providing said output terminal; means for driving the base of one of said pair from said input terminal; current mirror means having an input coupled to said input terminal and an output coupled to drive the base of the other of said pair, said current mirror means including a pair of constant current devices, one coupled to said current mirror input and the other coupled to said current mirror output; and an emitter follower coupled to drive said input of said current mirror and having an input coupled to said input terminal.
Claim 2
Dependent Claim 146 words
A monolithic integrated circuit output stage having input and output terminals and first and second power supply rails connectable to a source of operating power, said stage comprising: a pair of like conductivity type transistors having their emitter-collector circuits coupled in series between said first and second rails with the juncture of said pair providing said output terminal; means for driving the base of one of said pair from said input terminal; current mirror means having an input coupled to said input terminal and an output coupled to drive the base of the other of said pair, said current mirror means including a pair of constant current devices, one coupled to said current mirror input and the other coupled to said current mirror output; and an emitter follower coupled to drive said input of said current mirror and having an input coupled to said input terminal.
Claim 3
Dependent Claim 34 words
The stage of claim 1 wherein said emitter follower also drives said base of said first transistor and a level shifting diode is used to couple said emitter follower to said current mirror input.
Claim 4
Dependent Claim 180 words
A monolithic integrated output stage having input and output terminals and first and second power supply rails connectable to a source of operating power, said stage comprising: first and second like conductivity type transistors having their emitter-collector circuits coupled in series between said first and second power supply rails, whereby the juncture of said first and second transistors provides said output terminal; means for coupling the base of said first tansistor to said input terminal; means for coupling the emitter-collector circuit of a third complementary transistor to the base of said second transistor to create a composite transistor; means for providing a first current path between said base of said second transistor and said second power supply rail; means for coupling the collector and base of a fourth complementary transistor together to the base of said third transistor to form a current mirror therewith and to a second current path to said second power supply rail; and a fifth emitter follower connected transistor of said like conductivity type for coupling the emitter of said fourth transistor to said input terminal.
Claim 5
Dependent Claim 180 words
A monolithic integrated output stage having input and output terminals and first and second power supply rails connectable to a source of operating power, said stage comprising: first and second like conductivity type transistors having their emitter-collector circuits coupled in series between said first and second power supply rails, whereby the juncture of said first and second transistors provides said output terminal; means for coupling the base of said first tansistor to said input terminal; means for coupling the emitter-collector circuit of a third complementary transistor to the base of said second transistor to create a composite transistor; means for providing a first current path between said base of said second transistor and said second power supply rail; means for coupling the collector and base of a fourth complementary transistor together to the base of said third transistor to form a current mirror therewith and to a second current path to said second power supply rail; and a fifth emitter follower connected transistor of said like conductivity type for coupling the emitter of said fourth transistor to said input terminal.
Claim 6
Dependent Claim 24 words
The stage of claim 3, wherein said first and second current paths comprise the collector-emitter circuits of sixth and seventh like conductivity type transistors.
Claim 7
Dependent Claim 36 words
The stage of claim 4, further including means for modulating the conductance of said first current path to match the change in conductance of said third transistor that results from potential changes at said output terminal.
Claim 8
Dependent Claim 13 words
The stage of claim 5, wherein said means for modulation includes frequency compensation.

References Cited (Backward Citations)

US4004242A Cited
US3979606A Cited
US4331886A Cited
US4485313A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-11-11 1989-05-13 1989-11-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-11-11 1993-05-13 1993-11-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-11-11 1997-05-13 1997-11-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag