Patent US2711212A successfully refreshed from Google Patents.
Patent US3038667A successfully refreshed from Google Patents.
Patent US4549177A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4549177A Expired / Lapsed US ⏱️ 0.0 years remaining

Precision fathometer interface adaptor

Assignee: United States Department of the Navy
•
Filing: 1983-04-06
•
Granted: 1985-10-22
•
Expires: 2003-04-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A precision fathometer interface adaptor for interfacing a shallow and a p water sonar with a computer operated survey system for a 20-line to 16-line data selector is coupled to a multiplexed 16-line data bus. Two sources of bathymertic data are input to the data bus. For 5-bit BCD the four MSD or LSD are selected for input. The output is selected by three operational modes: Select Source 1, Select Source 2 or Automatic. The Automatic mode selects the bathymetric data output for the computer according to the water depth. An externally activated timer generates time/event markers for external devices.

Inventors

  • 👤 Alan W. Warburton

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 13:24
CPC Classifications
G; G01; G01C; G01C13/00; G01C13/008

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 351 words
A precision fathometer interface adaptor for automatically logging digitized data from two separate sources for input to a computer, the data from one source being characterized by a first number of digits represented by a first plurality of parallel bit inputs and the data from the other source being characterized by a second number of digits that is one less than the first number and is represented by a second plurality of parallel bit inputs, said interface adaptor comprising: an input buffer into which the digitized data from said one of said sources is input, said input buffer comprising a plurality of parallel bit flip-flops equal in number to said first number and each operable to provide corresponding first parallel bit outputs as output data; means for converting the output data from said input buffer into a form compatible with said computer, said means for converting comprising a plurality of multiplexers equal in number to said second number, each connected to receive as a pair of inputs the parallel bit outputs of a different pair of said plurality of flip-flops and to provide a second parallel bit output corresponding to a selected one of the pair of inputs, whereby said means for converting provides as output data a number of parallel bit outputs equal in number to said second number; means for multiplexing the output data from said means for converting with the digitized data from the other of said sources, said means for muliplexing comprising a plurality of dual data bus circuits equal in number to said second number and each receiving the parallel bit output of a corresponding one of said multiplexers as a first input and also receiving one of said second plurality of parrallel bit inputs as a second input, said dual data bus circuits being responsive to alternative conditions of a select signal to provide one or the other of said first and second inputs as a selected output to said computer; and means for generating said alternative conditions of said select signal for selecting the output from said multiplexing means for input to said computer.
Claim 2
Dependent Claim 351 words
A precision fathometer interface adaptor for automatically logging digitized data from two separate sources for input to a computer, the data from one source being characterized by a first number of digits represented by a first plurality of parallel bit inputs and the data from the other source being characterized by a second number of digits that is one less than the first number and is represented by a second plurality of parallel bit inputs, said interface adaptor comprising: an input buffer into which the digitized data from said one of said sources is input, said input buffer comprising a plurality of parallel bit flip-flops equal in number to said first number and each operable to provide corresponding first parallel bit outputs as output data; means for converting the output data from said input buffer into a form compatible with said computer, said means for converting comprising a plurality of multiplexers equal in number to said second number, each connected to receive as a pair of inputs the parallel bit outputs of a different pair of said plurality of flip-flops and to provide a second parallel bit output corresponding to a selected one of the pair of inputs, whereby said means for converting provides as output data a number of parallel bit outputs equal in number to said second number; means for multiplexing the output data from said means for converting with the digitized data from the other of said sources, said means for muliplexing comprising a plurality of dual data bus circuits equal in number to said second number and each receiving the parallel bit output of a corresponding one of said multiplexers as a first input and also receiving one of said second plurality of parrallel bit inputs as a second input, said dual data bus circuits being responsive to alternative conditions of a select signal to provide one or the other of said first and second inputs as a selected output to said computer; and means for generating said alternative conditions of said select signal for selecting the output from said multiplexing means for input to said computer.
Claim 3
Dependent Claim 180 words
A precision fathometer interface adapter as defined in claim 1, and wherein said means for generating said alternative conditions of said select signal comprises: a first NOR gate connected to receive the parallel bit output of a first of said plurality of parallel bit flip-flops and operative to provide a first output condition in the absence of predetermined data input thereto and a second output condition upon presence of predetermined data input thereto; a second NOR gate connected to receive the parallel bit output of a second of said plurality of paralel bit flip-flops and operative to provide a first output condition in the absence of predetermined data input thereto and a second output condition upon presence of predetermined data input thereto; and an AND gate responsive only to coincidence of one of said output conditions of said first and second NOR gates to provide one of said alternative conditions of said select signal and resonsive to all other output conditions of said first and second NOR gates to provide the other of said alternative conditions of said select signal.

References Cited (Backward Citations)

US2437416A Cited
US2759168A Cited
US3307144A Cited
US3594554A Cited
US3818523A Cited
US3837224A Cited
US4163216A Cited
US4425643A Cited
US4481514A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-10-21 1989-04-22 1989-10-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-10-21 1993-04-22 1993-10-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-10-21 1997-04-22 1997-10-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag