US4546451A — Raster graphics display refresh memory architectu…

Claim 1

Independent Claim 221 words

A memory for use with a graphics display system having a display with two or more dimensions, said memory comprising: (a) storage means for storing data representative of an image to be displayed, said storage means having a plurality of data storage locations corresponding to respective points of said display, each said data storage location having first and second storage addresses representing row and column addresses within said storage means, said storage means requiring that both said storage addresses be provided thereto sequentially to access an arbitrary storage location therein but permitting access to storage locations which share a common first storage address more rapidly by maintaining said first storage address continuously while said second storage address is provided anew than by providing both said first and said second storage addresses anew to access a data storage location; (b) first address means for providing to said storage means and continuously maintaining a first storage address for sequential access to a memory cell which comprises a plurality of said data storage locations which share a common first storage address, said common first storage address providing access to a single row within said storage means; and (c) second address means for mapping said data storage locations within said memory cell to correspond to points distributed in two or more dimensions of said display.

Claim 2

Dependent Claim 221 words

A memory for use with a graphics display system having a display with two or more dimensions, said memory comprising: (a) storage means for storing data representative of an image to be displayed, said storage means having a plurality of data storage locations corresponding to respective points of said display, each said data storage location having first and second storage addresses representing row and column addresses within said storage means, said storage means requiring that both said storage addresses be provided thereto sequentially to access an arbitrary storage location therein but permitting access to storage locations which share a common first storage address more rapidly by maintaining said first storage address continuously while said second storage address is provided anew than by providing both said first and said second storage addresses anew to access a data storage location; (b) first address means for providing to said storage means and continuously maintaining a first storage address for sequential access to a memory cell which comprises a plurality of said data storage locations which share a common first storage address, said common first storage address providing access to a single row within said storage means; and (c) second address means for mapping said data storage locations within said memory cell to correspond to points distributed in two or more dimensions of said display.

Claim 3

Dependent Claim 74 words

The memory of claim 1 wherein said first address means comprises a first display address register for receiving predetermined most significant bits of a first display address, a second display address register for receiving predetermined most significant bits of a second display address, and row address means for combining bits in said first display address register with bits in said second display address register to provide to said storage means said first storage address.

Claim 4

Dependent Claim 77 words

The memory of claim 2 wherein said second address means comprises a third display address register means for receiving predetermined least significant bits of said first display address, a fourth display address register means for receiving predetermined least significant bits of said second display address, and column address means for combining bits in said third address register means with bits in said fourth display address register means to provide to said storage means said second storage address.

Claim 5

Dependent Claim 131 words

The memory of claim 3 wherein said first display address register means and said third display address register means comprises upper and lower adjacent sections, respectively, of a first counter and said second display address register means and said fourth display address register means comprise upper and lower adjacent sections, respectively, of a second counter, said first and second counters being responsive to one or more count signals for incrementing or decrementing addresses therein and including respective means for generating a carry signal from the lower section to the upper section thereof, said memory further comprising carry detector means responsive to said first and second counter means for causing said storage means to accept a new first storage address upon the generation of a carry signal by either of said counters.

Claim 6

Dependent Claim 48 words

The memory of claim 4 wherein said carry detector means includes means responsive to one or more load address signals for causing said storage means to receive a new first storage address upon the loading of a new display address to either of said first or second counters.

Claim 7

Dependent Claim 76 words

The memory of claim 2 comprising a plurality of said storage means, wherein said second address means comprises a third display address register means for receiving predetermined least significant bits of said first display address and decoder means, associated with said plurality of said storage means and said third display address register means, for selecting one or more storage means from said plurality of storage means based upon bits in said third display address register means.

Claim 8

Dependent Claim 64 words

The memory of claim 6 wherein said second address means further comprises a fourth address register means for receiving predetermined least significant bits of said second display address, and column address means for combining bits in said fourth display address register means and selected bits in said second display address register means to provide to said plurality of storage means said second storage address.

Claim 9

Dependent Claim 78 words

The memory of claim 1 wherein said second address means comprises a third display address register means for receiving predetermined least significant bits of said first display address, a fourth display address register means for receiving predetermined least significant bits of said second display address, and column address means for combining bits in said third display address register means with bits in said fourth display address register means to provide to said storage means said second storage address.

Claim 10

Dependent Claim 76 words

The memory of claim 1 comprising a plurality of said storage means, wherein said second address means comprises a third display address register means for receiving predetermined least significant bits of said first display address and decoder means, associated with said plurality of said storage means and said third display address register means, for selecting one or more storage means from said plurality of storage means based upon bits in said third display address register means.

Claim 11

Dependent Claim 53 words

The memory of claim 1, comprising a plurality of said storage means and readback register means associated with said storage means for reading out and storing data from corresponding locations in a plurality of said storage means simultaneously, said readback register means being responsive to command signals for serially outputting data stored therein.

Claim 12

Dependent Claim 28 words

The memory of claim 10 wherein said readback register means includes means responsive to said command signals for outputting said stored data in a plurality of selected orders.

Claim 13

Dependent Claim 42 words

The memory of claim 1, comprising a plurality of said storage means and means associated with said storage means for simultaneously enabling a selected plurality of said storage means for writing data into a storage location in each said selected storage means.

Claim 14

Dependent Claim 22 words

The memory of claim 12, wherein the storage locations into which data is written simultaneously correspond to contiguous pixels of said display.

Claim 15

Dependent Claim 84 words

The memory of claim 1, comprising a plurality of said storage means, output register means associated with said plurality of storage means for storing data read out from corresponding locations in a plurality of said storage mans, said data corresponding to contiguous pixels along one dimension of said display, and means associated with said storage means for simultaneously reading said data out, said output register means being responsive to a clock signal for serially outputting said data to produce a video raster display signal.

Claim 16

Independent Claim 268 words

A method for addressing a display memory in a graphics display system having a display with two or more display dimensions, each point of the display having two or more display addresses corresponding respectively to said display dimensions, said display memory having storage means comprising a plurality of data storage locations corresponding to respective points of said display, each said data storage location having first and second storage addresses representing row and column addresses within said storage means, said storage means requiring that both said storage addresses be provided thereto sequentially to access an arbitrary data storage location therein but permitting access to data storage locations which share a common first storage address more rapidly by maintaining said first storage address continuously while said second storage address is provided anew than by providing both said first and said second addresses anew to access a data storage location, said method comprising: (a) providing to said storage means a first storage address for sequential access to a memory cell which comprises a plurality of said data storage locations which share a common first storage address, said common first storage address providing access to a single row within said storage means; (b) maintaining said first storage address for sequential access to said data storage locations of which said memory cell is comprised; and (c) while said first storage address is being maintained, providing to said storage means a sequence of second storage addresses for storage locations within said storage means which share said common first storage address and are mapped to points distributed in two or more dimensions of said display.

Claim 17

Independent Claim 268 words

A method for addressing a display memory in a graphics display system having a display with two or more display dimensions, each point of the display having two or more display addresses corresponding respectively to said display dimensions, said display memory having storage means comprising a plurality of data storage locations corresponding to respective points of said display, each said data storage location having first and second storage addresses representing row and column addresses within said storage means, said storage means requiring that both said storage addresses be provided thereto sequentially to access an arbitrary data storage location therein but permitting access to data storage locations which share a common first storage address more rapidly by maintaining said first storage address continuously while said second storage address is provided anew than by providing both said first and said second addresses anew to access a data storage location, said method comprising: (a) providing to said storage means a first storage address for sequential access to a memory cell which comprises a plurality of said data storage locations which share a common first storage address, said common first storage address providing access to a single row within said storage means; (b) maintaining said first storage address for sequential access to said data storage locations of which said memory cell is comprised; and (c) while said first storage address is being maintained, providing to said storage means a sequence of second storage addresses for storage locations within said storage means which share said common first storage address and are mapped to points distributed in two or more dimensions of said display.

Claim 18

Dependent Claim 57 words

The method of claim 15, further comprising providing a sequence of combinations of first and second display addresses, each combination corresponding to a point of said display, and providing said second storage address based upon a combination of predetermined least significant bits of said first display address and predetermined least significant bits of said second display address.

Claim 19

Dependent Claim 24 words

The method of claim 16, further comprising providing said first storage address based upon the remaining bits of said first and second display addresses.

Claim 20

Dependent Claim 36 words

The method of claim 17, further comprising providing a new first storage address in response to any change in the remaining bits of either said first or second display addresses in said sequence of display addresses.

Claim 21

Dependent Claim 57 words

The method of claim 15, further comprising providing a sequence of combinations of first and second display addresses, each combination corresponding to a point of said display, and providing said first storage address based upon a combination of predetermined most significant bits of said first display address and predetermined most significant bits of said second display address.

Claim 22

Dependent Claim 86 words

The method of claim 15 wherein said display memory comprises a plurality of said storage means, said method further comprising providing a sequence of combinations of first and second display addresses, each combination corresponding to a point of said display, providing a first portion of said second storage address based upon a predetermined number of least significant bits of said second display address, and enabling one of said plurality of storage means based upon a predetermined number of least significant bits of said first display address.

Claim 23

Dependent Claim 30 words

The method of claim 20, further comprising providing a new first storage address in response to any change in the remaining bits of either said first or second display addresses.

Claim 24

Dependent Claim 77 words

The method of claim 15 wherein said display memory comprises a plurality of said storage means, said method further comprising providing a sequence of combinations of first and second display addresses, each combination corresponding to a point of said display, providing a first portion of said second storage address based upon a predetermined number of least significant bits of said second display address, and selectively enabling a plurality of said storage means simultaneously for writing data therein.

Claim 25

Dependent Claim 44 words

The method of claim 15 wherein said display memory comprises a plurality of said storage means, said method further comprising reading data out of selected storage locations in said plurality of said storage means simultaneously and storing said data in a separate register means.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1988-10-07	1989-04-08	1989-10-08	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1992-10-07	1993-04-08	1993-10-08	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1996-10-07	1997-04-08	1997-10-08	$7700.00	Window Closed / Lapsed

Raster graphics display refresh memory architecture offering rapid access speed

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag