← Back to Patent Explorer
US4546428A Expired / Lapsed US ⏱️ 0.0 years remaining

Associative array with transversal horizontal multiplexers

Assignee: Alcatel Lucent NV
•
Filing: 1983-03-08
•
Granted: 1985-10-08
•
Expires: 2003-03-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is disclosed a horizontal transversal multiplexer which operates and controls an associative array. The associative array consists of a plurality of processor cells which are arranged in an N X M matrix. The transversal horizontal multiplexer constitutes apparatus which allows great flexibility concerning data flow through the processor cells. The multiplexer includes means for transferring data in a right or a left direction from cell to cell and further includes means for bypassing any cell to increase the flexibility of the associative array. The multiplexer has four signal nodes each providing a single bit path and has control inputs with a left signal node connected to the right signal input of a left neighboring processor cell and with the right signal node connected to the left signal input of a right neighboring processor cell in said array. One of the nodes constitute a data input node and the other node is a data output node. Based on the structure of the multiplexer, data can flow in any direction between the four nodes as from left to right, right to left, both from the signal nodes and between the data input and output nodes.

Inventors

  • 👤 Steven G. Morton

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 09:57
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/80; G06F15/8007; G06F15/8023

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 25 words
In an associative array processor having a plurality of processor cells, the improvement comprising a transversal horizontal multiplexer associated with each of said processor cells.
Claim 2
Dependent Claim 25 words
In an associative array processor having a plurality of processor cells, the improvement comprising a transversal horizontal multiplexer associated with each of said processor cells.
Claim 3
Dependent Claim 86 words
The transversal horizontal multiplexer according to claim 1, wherein said transversal hotizontal multiplexer has four signal nodes each providing a single-bit path and having control inputs with a left signal node connected to the right signal input of a left neighboring processor cell in said arary and with a right signal node connected to the left signal input of a right neighboring processor cell in said array, with one of said nodes constituting a data input node and the other node constituting a data output node.
Claim 4
Dependent Claim 140 words
The transversal horizontal multiplexer according to claim 2, wherein data flow between said nodes is selected by the state of said control inputs, wherein in a first state data can flow from said data input node to said left signal node, wherein a second state data can flow from said data input node to said right signal node, wherein a third state data can flow from said right signal node to said data out node, wherein a fourth state data can flow from said left signal node to said data out node, wherein a fifth state data can flow from said right to said left signal node, wherein a sixth state data can flow from said left to said right signal nodes and means coupled to said control inputs to select any one or more than one of said states.
Claim 5
Dependent Claim 194 words
A transversal horizontal multiplexer comprising first, second and third two-input multiplexers having first and second inputs and an output, first and second tri-state buffers each having an input, an output and a control line, a bidirectional transmission gate having first and second ports and a control line, a data-in path, a data-out path, a left path and right a path, (a) said first input of ssaid first two-input multiplexer connected to said output of said second tri-state buffer, said first input of said third two-input multiplexer, said first port of said bidirectional transmission gate, and said right path, (b) said second input of said first two-input multiplexer connected to said second input of said second two-input multiplexer, and to said data-in path, (c) said output of said first two-input multiplexer connected to said input of said first tri-state buffer, (d) said output of said second two-input multiplexer connected to said input of said second tri-state buffer, (e) said first input of said second two-input multiplexer connected to said second port of said bidirectional transmission gate, the output of said first tri-state buffer, said second input of said third two-input multiplexer and said left path.
Claim 6
Dependent Claim 194 words
A transversal horizontal multiplexer comprising first, second and third two-input multiplexers having first and second inputs and an output, first and second tri-state buffers each having an input, an output and a control line, a bidirectional transmission gate having first and second ports and a control line, a data-in path, a data-out path, a left path and right a path, (a) said first input of ssaid first two-input multiplexer connected to said output of said second tri-state buffer, said first input of said third two-input multiplexer, said first port of said bidirectional transmission gate, and said right path, (b) said second input of said first two-input multiplexer connected to said second input of said second two-input multiplexer, and to said data-in path, (c) said output of said first two-input multiplexer connected to said input of said first tri-state buffer, (d) said output of said second two-input multiplexer connected to said input of said second tri-state buffer, (e) said first input of said second two-input multiplexer connected to said second port of said bidirectional transmission gate, the output of said first tri-state buffer, said second input of said third two-input multiplexer and said left path.
Claim 7
Dependent Claim 33 words
The transversal horizontal multiplexer according to claim 4, wherein said control line of said first tri-state buffer is adapted to receive a control signal indicative of data flow in a left horizontal direction.
Claim 8
Dependent Claim 33 words
The transversal horizontal multiplexer according to claim 4, wherein said control line of said second tri-state buffer is adapted to receive a control signal indicative of data flow in a right horizontal direction.
Claim 9
Dependent Claim 68 words
The transversal horizontal multiplexer according to claim 4, wherein said bidirectional transmission gate has interchangeable input and output data paths, with a high impedance between said input and output paths when a signal indicative of a zero (false) is applied to said control line, and a lower impedance between said input and output paths when a signal indicative of a one (true) is supplied to said control line.
Claim 10
Dependent Claim 45 words
The transversal horizontal multiplexer according to claim 4, wherein each of said buffers has a low impedance to ground when said control line is at a binary one (true) and a high impedance to ground when said control line is at a binary zero (false).
Claim 11
Dependent Claim 35 words
The transversal horizontal multiplexer according to claim 4, wherein each of said two-input multiplexers has an associated select input whereby either one of said two input can be selected to be applied to said output.
Claim 12
Dependent Claim 121 words
In an associative array processor of the type having a plurality of individual processor cells arranged in an N×M array and with said cells arranged in N vertical columns and M horizontal rows with each of said cell coupled to one another in said array, the combination therewith of a transversal horizontal multiplexer, comprising: first means coupled to said cells in a horizontal row to enable the mvoement of data bits between said cells from the left or right directions in said row, and including second means for selectively bypassing an adjacent neightboring cell so that said data can be moved in said directions from a given cell to any other cell, whereby an neightboring adjacent cell can be selectively bypassed.
Claim 13
Dependent Claim 121 words
In an associative array processor of the type having a plurality of individual processor cells arranged in an N×M array and with said cells arranged in N vertical columns and M horizontal rows with each of said cell coupled to one another in said array, the combination therewith of a transversal horizontal multiplexer, comprising: first means coupled to said cells in a horizontal row to enable the mvoement of data bits between said cells from the left or right directions in said row, and including second means for selectively bypassing an adjacent neightboring cell so that said data can be moved in said directions from a given cell to any other cell, whereby an neightboring adjacent cell can be selectively bypassed.

References Cited (Backward Citations)

US4068305A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-10-07 1989-04-08 1989-10-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-10-07 1993-04-08 1993-10-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-10-07 1997-04-08 1997-10-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag