Patent US4546328A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4546328A Expired / Lapsed US ⏱️ 0.0 years remaining

PLL Swept frequency generator with programmable sweep rate

Assignee: United States Department of the Air Force
•
Filing: 1983-05-23
•
Granted: 1985-10-08
•
Expires: 2003-05-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase-locked voltage controlled oscillator for generating frequency modulated waveforms having a programmable digital RF phase shifter to determine the phase difference between the output signal and a phase corrected reference signal to thereby generate the desired output waveform.

Inventors

  • 👤 Edwin B. Smith
  • 👤 John R. Fogleboch, Sr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 15:11
CPC Classifications
H; H03; H03C; H03C3/00; H03C3/02; H03C3/09; H03B; H03B23/00; H03C2200/00; H03C2200/0004; H03C2200/0029; H03C2200/0037; H03C2200/0079; H03C3/0908

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 162 words
A phase-locked voltage controlled oscillator apparatus comprising in combination: means for generating a waveform, said waveform generating means providing an output signal, a means for summing to receive said output signal from said waveform generating means, said summing means summing said output signal with an error signal to provide a voltage signal. a voltage-controlled oscillator receiving said voltage signal from said summing means, said voltage-controlled oscillator providing a frequency output in response to said voltage signal, and, a phase-locked loop connected between the output of said voltage-controlled oscillator and said summing means, said phase-locked loop receiving said frequency output and a reference frequency, said phase-locked loop receiving a sampling frequency, said phase-locked loop sampling the phase difference between said frequency output and said reference frequency at the rate of said sampling frequency and generating a phase error signal proportional to said phase difference to correct said frequency output at said rate of said sampling frequency during the generation of said waveform therebetween.
Claim 2
Dependent Claim 162 words
A phase-locked voltage controlled oscillator apparatus comprising in combination: means for generating a waveform, said waveform generating means providing an output signal, a means for summing to receive said output signal from said waveform generating means, said summing means summing said output signal with an error signal to provide a voltage signal. a voltage-controlled oscillator receiving said voltage signal from said summing means, said voltage-controlled oscillator providing a frequency output in response to said voltage signal, and, a phase-locked loop connected between the output of said voltage-controlled oscillator and said summing means, said phase-locked loop receiving said frequency output and a reference frequency, said phase-locked loop receiving a sampling frequency, said phase-locked loop sampling the phase difference between said frequency output and said reference frequency at the rate of said sampling frequency and generating a phase error signal proportional to said phase difference to correct said frequency output at said rate of said sampling frequency during the generation of said waveform therebetween.
Claim 3
Dependent Claim 218 words
A phase-locked voltage controlled oscillator apparatus as described in claim 1 wherein said phase-locked loop comprises in combination: a phase program means for storing the quadratic parameters for a linear frequency modulated waveform, a phase shifter means receiving a reference frequency and the quadratic parameters from said phase program means, said phase shifter adjusting the phase of said reference frequency in accordance with said quadratic parameters and generating a phase reference signal, a means for sampling the output from said phase shifter means, said sampling means and said phase program means respectively receiving a sampling clock signal, said sampling means sampling said phase reference signal at the rate of said sampling clock signal, a means for detecting phase connected to said sampling means to receive said phase reference signal therefrom, said phase detecting means receiving said frequency signal from said voltage-controlled oscillator, said phase detecting means detecting said phase difference between said frequency signal and said phase reference signal and generating said phase error signal in proportion to the phase difference therebetween, and a pulse stretcher means to receive said phase error signal from said phase detector means, said pulse stretcher means stretching said phase error signal in accordance with a predetermined signal stretching function, said pulse stretcher means applying said phase error signal to said summing means.
Claim 4
Dependent Claim 20 words
A phase-locked voltage controlled oscillator apparatus as described in claim 1 wherein said waveform generating means comprises a ramp generator.
Claim 5
Dependent Claim 24 words
A phase-locked voltage controlled oscillator apparatus as described in claim 2 wherein said frequency output of said voltage-controlled oscillator comprises an output frequency ramp.
Claim 6
Dependent Claim 62 words
A phase-locked voltage controlled oscillator apparatus as described in claim 2 further including a memory means for storing pre-distortion program parameters for linear and complex frequency modulated waveforms, and, a digital to analog converter means to convert said program parameters from said memory means to an analog signal, said digital to analog converter means applying said analog signal to said summing means.
Claim 7
Dependent Claim 20 words
A phase-locked voltage controlled oscillator apparatus as described in claim 5 wherein said memory means comprises a random access memory.
Claim 8
Dependent Claim 21 words
A phase-locked voltage controlled oscillator apparatus as described in claim 5 wherein said memory means comprises a programmable read only memory.

References Cited (Backward Citations)

US2831974A Cited
US3382460A Cited
US4096445A Cited
US4130808A Cited
US4159475A Cited
US4160958A Cited
US4336511A Cited
US4442412A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-10-07 1989-04-08 1989-10-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-10-07 1993-04-08 1993-10-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-10-07 1997-04-08 1997-10-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag