Patent US4540853A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4540853A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for detecting a loop during ringing

Assignee: Alcatel CIT SA
•
Filing: 1983-07-21
•
Granted: 1985-09-10
•
Expires: 2003-07-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The apparatus comprises a zero pass detector (2) for detecting zero passes in a voltage signal proportional to the line current to generate a pulse signal constituted by positive and negative rectangular pulses of equal amplitude and of width dependant on the duty ratio of the line signal, a pulse signal processor constituted by a saturable integrator circuit (4) connected to integrate the pulse signal and to deliver a triangular signal having a positive peak value which increases after ringing has been answered, a comparator (6) connected to compare the triangular signal with a positive reference voltage (+Vr) and to deliver a loop detected signal when the peak value reaches the reference value, the loop detected signal being applied to a bistable logic device (8) which serves to store the loop detected signal and to deliver an output signal from the apparatus based on the stored signal.

Inventors

  • 👤 Pierre Albouy

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 21:46
CPC Classifications
H; H04; H04M; H04M19/00; H04M19/02; H04M19/026

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 138 words
Apparatus for detecting a loop during ringing, the apparatus comprising zero pass detector means for detecting zero passes in a voltage signal proportion to the line current and for generating a pulse signal constituted by positive and negative rectangular pulses of equal amplitude and of width dependent on the duty ratio of the line signal, pulse signal processing means responsive to said pulse signal, and storage means for storing a signal delivered by the processing means, the improvement wherein the processing means are constituted by a saturable integrator circuit responsive to said pulse signal for delivering a triangular signal having a positive peak value which increases after ringing has been answered, and a comparator connected to compare the triangular signal with a reference voltage and to deliver a signal to the storage means when a called subscriber answers.
Claim 2
Dependent Claim 138 words
Apparatus for detecting a loop during ringing, the apparatus comprising zero pass detector means for detecting zero passes in a voltage signal proportion to the line current and for generating a pulse signal constituted by positive and negative rectangular pulses of equal amplitude and of width dependent on the duty ratio of the line signal, pulse signal processing means responsive to said pulse signal, and storage means for storing a signal delivered by the processing means, the improvement wherein the processing means are constituted by a saturable integrator circuit responsive to said pulse signal for delivering a triangular signal having a positive peak value which increases after ringing has been answered, and a comparator connected to compare the triangular signal with a reference voltage and to deliver a signal to the storage means when a called subscriber answers.
Claim 3
Dependent Claim 216 words
Apparatus according to claim 1 for detecting a loop during ringing, wherein the zero pass detector means is constituted by a Schmitt trigger circuit having a positive input connected to ground, a negative input connected to receive a voltage signal proportional to the line current, and an output connected to the saturable integrator circuit, wherein the saturable integrator circuit comprises a timing resistor, a bias resistor, a timing capacitor, and an amplifier, said amplifier having a positive input connected to ground, a negative input connected to the output from the zero pass detector means via said timing resistor and to a positive voltage via said bias resistor, and an output connected to the positive input of said comparator and to one end of said timing capacitor whose other end is connected to the negative input of the amplifier, wherein the storage means is constituted by a bistable logic devices, wherein the comparator has a negative input connected to said reference voltage and an output connected to a signal input of the bistable logic device, wherein the bistable logic device has a reset to zero input connected to receive a zero value signal when a ringing signal is present on the line, and wherein the bistable logic device has an output which delivers the loop detection signal.
Claim 4
Dependent Claim 46 words
Apparatus according to claim 2 for detecting a loop during ringing, further comprising hysteresis means connecting said positive input of said zero pass detector means to the output of said zero pass detector means for setting up alternating positive and negative thresholds on said positive input.
Claim 5
Dependent Claim 81 words
Apparatus according to claim 2 for detecting a loop during ringing, wherein the processing means comprise a second comparator having a negative input connected to the output of the integrator circuit amplifier, a positive input connected to receive a negative reference voltage, and an output connected via an OR gate to the reset to zero input of the bistable, and wherein the OR gate has an input connected to receive a zero value signal when ringing is present on the line.
Claim 6
Dependent Claim 81 words
Apparatus according to claim 3 for detecting a loop during ringing, wherein the processing means comprise a second comparator having a negative input connected to the output of the integrator circuit amplifier, a positive input connected to receive a negative reference voltage, and an output connected via an OR gate to the reset to zero input of the bistable, and wherein the OR gate has an input connected to receive a zero value signal when ringing is present on the line.
Claim 7
Dependent Claim 53 words
Apparatus according to claim 3 for detecting a loop during ringing, wherein said hysteresis means comprises a first hysteresis resistor connecting said output of said zero pass detector to said positive input of said zero pass detector, and a second hysteresis resistor connecting said positive input of said zero pass detector to ground.

References Cited (Backward Citations)

CA94162A Cited
US3746798A Cited
US3829619A Cited
US4110569A Cited
US4132864A Cited
US4355206A Cited
US4356355A Cited
US4396805A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-09-09 1989-03-11 1989-09-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-09-09 1993-03-11 1993-09-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-09-09 1997-03-11 1997-09-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag