US4538246A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile memory cell
Assignee: National Semiconductor Corp
•
Filing: 1982-10-29
•
Granted: 1985-08-27
•
Expires: 2002-10-29
Abstract
Abstract A static random access memory array cell that is non-volatile because when power fails a floating gate is charged or not charged depending on the information content of the cell. When power is restored, all cells are written to a positive state except those with charged floating gates so that the information content of the array is recreated.
Inventors
- 👤 Samuel T. Wang
- 👤 Chenming Hu
- 👤 Ying Shum
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 13:33
CPC Classifications
G; G11; G11C; G11C14/00; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/403; G11C11/405
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
242 words
A nonvolatile static semiconductor random access memory cell for use in array of cells comprising: means to generate a store signal if the power to said cell is interrupted; a bistable circuit operable to maintain a first state when switched to said first state and operable to maintain a second state when switched to said second state; floating gate means operable to maintain a first negatively charged condition in response to said store signal if said bistable circuit is in one of said states and a second uncharged condition if said bistable circuit is in the other state, said first and second conditions being maintained when outside power is interrupted; disabling means connected to prevent said bistable circuit from assuming said first state, when power is restored, if said floating gate means is in said first condition; and reset means operable to set said bistable circuit to said first state upon restoration of power unless said disabling means prevents reset wherein said bistable circuit comprises first, second, and third nodes, a first FET connected between said first node and the array supply voltage with its gate connected to said second node, a second FET connected between said second and third nodes with its gate connected to said first node, a variable voltage supply connected to said third node, said bistable circuit being switched to said first and second states by the application of first and second voltages respectively to said first node.
Claim 2
Dependent Claim
242 words
A nonvolatile static semiconductor random access memory cell for use in array of cells comprising: means to generate a store signal if the power to said cell is interrupted; a bistable circuit operable to maintain a first state when switched to said first state and operable to maintain a second state when switched to said second state; floating gate means operable to maintain a first negatively charged condition in response to said store signal if said bistable circuit is in one of said states and a second uncharged condition if said bistable circuit is in the other state, said first and second conditions being maintained when outside power is interrupted; disabling means connected to prevent said bistable circuit from assuming said first state, when power is restored, if said floating gate means is in said first condition; and reset means operable to set said bistable circuit to said first state upon restoration of power unless said disabling means prevents reset wherein said bistable circuit comprises first, second, and third nodes, a first FET connected between said first node and the array supply voltage with its gate connected to said second node, a second FET connected between said second and third nodes with its gate connected to said first node, a variable voltage supply connected to said third node, said bistable circuit being switched to said first and second states by the application of first and second voltages respectively to said first node.
Claim 3
Dependent Claim
87 words
The cell of claim 1 in which said disabling means comprises an enhancement capacitor connected between said second node and a source of alternating pump voltage, said capacitor operable to couple pump voltage to the second node only when the bistable circuit is in the first state and further in which said floating gate means is positioned proximate both the enhancement capacitor, so as to block capacitive coupling, and the circuit at the third node, so as to be charged by electron tunneling from said third node.
Claim 4
Dependent Claim
26 words
The cell of claim 2 including means, connected to said first node, operable to invert the signal from said first node following each loss of power.
Claim 5
Dependent Claim
124 words
The cell of claim 1 in which said variable voltage supply is connected to said third node through a third FET, said second node is coupled through an enhancement capacitor to a source of alternating pump voltage, said capacitor operable to couple pump voltage to the second node only when the bistable circuit is in the first state, and in which said floating gate means is positioned proximate the connection to the pump voltage from said capacitor so as to receive induced voltage therefrom, and also proximate both the second node and the connection between the variable voltage supply and the third FET so as to permit electron tunneling therefrom and thereto, said floating gate also connected to the gate of said third FET.
Claim 6
Dependent Claim
37 words
The cell of claim 1 in which said first state comprises the condition wherein said bistable circuit is at a positive voltage and said second state comprises the condition wherein the bistable circuit is at ground potential.
Claim 7
Dependent Claim
91 words
The cell of claim 5 in which said bistable circuit comprises first, second, and third nodes, a first FET connected between said first node and the array supply voltage with its gate connected to said second node, a second node, a second FET connected between said second and third nodes with its gate connected to said first node, a variable voltage supply connected to said third node, said bistable circuit being switched to said first and second states by the application of first and second voltages respectively to said first node.
Claim 8
Dependent Claim
87 words
The cell of claim 6 in which said disabling means comprises an enhancement capacitor connected between said second node and a source of alternating pump voltage, said capacitor operable to couple pump voltage to the second node only when the bistable circuit is in the first state and further in which said floating gate means is positioned proximate both the enhancement capacitor, so as to block capacitive coupling, and the circuit at the third node, so as to be charged by electron tunneling from said third node.
Claim 9
Dependent Claim
26 words
The cell of claim 7 including means, connected to said first node, operable to invert the signal from said first node following each loss of power.
Claim 10
Dependent Claim
124 words
The cell of claim 6 in which said variable voltage supply is connected to said third node through a third FET, said second node is coupled through an enhancement capacitor to a source of alternating pump voltage, said capacitor operable to couple pump voltage to the second node only when the bistable circuit is in the first state, and in which said floating gate means is positioned proximate the connection to the pump voltage from said capacitor so as to receive induced voltage therefrom, and also proximate both the second node and the connection between the variable voltage supply and the third FET so as to permit electron tunneling therefrom and thereto, said floating gate also connected to the gate of said third FET.
References Cited (Backward Citations)
US4467457A
Cited
US4400799A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-08-26 | 1989-02-25 | 1989-08-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-08-26 | 1993-02-25 | 1993-08-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-08-26 | 1997-02-25 | 1997-08-27 | $7700.00 | Window Closed / Lapsed |