Patent US4536839A successfully refreshed from Google Patents.
US4536839A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory request arbitrator
Assignee: CANADIAN IMPERIAL BANK OF COMMERCE
•
Filing: 1982-03-30
•
Granted: 1985-08-20
•
Expires: 2002-03-30
Abstract
Abstract A memory request arbitrator is provided for selecting one of a plurality of requesting devices, such as microprocessors, which may make a request to access a memory device common to the plurality of requestors. Requests from the devices are applied in common as a portion of an address to a read only memory, a priority sequencer providing another portion of the address. The read only memory provides a selection signal to the selected requestor. The priority sequencer is periodically updated to thereby change the priority of requestors such that priority is given to each of the requestors over time. The priority sequencer may be temporarily disabled to thereby allow a requestor a "back-to-back" memory access for a multi-cycle memory instruction. Finally, the initial state of the request lines is checked upon system start up to determine whether any of the request lines are unused. Only those request lines associated with presently operating requestors are able to provide request signals to the read only memory.
Inventors
- 👤 Hemen V. Shah
- 👤 Victor Mashikian
- 👤 John Seaton
- 👤 Gordon Keller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 21:56
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/18
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
114 words
In a system comprising a plurality of requestors for making simultaneous access requests to a common memory, a memory request arbitrator comprising: means for receiving a plurality of simultaneous access requests; means for generating a signal to assign relative priorities to each of such requests; means for selecting the request with the highest priority level; means cooperating with said means for selecting for overriding said priority selection in response to super priority requests; and, means for changing the relative priority of each requestor, said means for changing being responsive to a periodically generated signal to rotate the highest priority so that each requestor is assigned the highest priority over a given period of time.
Claim 2
Dependent Claim
114 words
In a system comprising a plurality of requestors for making simultaneous access requests to a common memory, a memory request arbitrator comprising: means for receiving a plurality of simultaneous access requests; means for generating a signal to assign relative priorities to each of such requests; means for selecting the request with the highest priority level; means cooperating with said means for selecting for overriding said priority selection in response to super priority requests; and, means for changing the relative priority of each requestor, said means for changing being responsive to a periodically generated signal to rotate the highest priority so that each requestor is assigned the highest priority over a given period of time.
Claim 3
Dependent Claim
16 words
A system in accordance with claim 1 wherein the means for selecting is a read-only memory.
Claim 4
Dependent Claim
112 words
In a system comprising a plurality of requestors for making simultaneous access requests to a common memory, a memory request arbitrator comprising: sequencing means for providing a sequence output identifying the requestor having the highest priority; selection means for receiving both said sequence output and request signals from said requestors and for providing a selection signal to a selected one of said requestors based on the relative priorities of active requestors; and, means for updating the relative priority of each requestor, said means for updating being responsive to a periodically generated signal to change the relative priorities such that the highest priority is assigned to each requestor over a given time period.
Claim 5
Dependent Claim
112 words
In a system comprising a plurality of requestors for making simultaneous access requests to a common memory, a memory request arbitrator comprising: sequencing means for providing a sequence output identifying the requestor having the highest priority; selection means for receiving both said sequence output and request signals from said requestors and for providing a selection signal to a selected one of said requestors based on the relative priorities of active requestors; and, means for updating the relative priority of each requestor, said means for updating being responsive to a periodically generated signal to change the relative priorities such that the highest priority is assigned to each requestor over a given time period.
Claim 6
Dependent Claim
119 words
In a system comprising a plurality of requestors for making simultaneous access requests to a common memory, a memory request arbitrator comprising: sequencing means for providing a sequence output indicating which of said requestors has the highest priority; programable memory means having an address input comprised of request signals from said requestors and said sequence output, and having a data output for providing a selection signal to a selected one of said requestors based on the relative priorities of active requestors; and, means for incrementing said sequencing means, said means for incrementing being responsive to a periodically generated signal to change the relative priorities such that the highest priority is assigned to each requestor over a given time period.
Claim 7
Dependent Claim
119 words
In a system comprising a plurality of requestors for making simultaneous access requests to a common memory, a memory request arbitrator comprising: sequencing means for providing a sequence output indicating which of said requestors has the highest priority; programable memory means having an address input comprised of request signals from said requestors and said sequence output, and having a data output for providing a selection signal to a selected one of said requestors based on the relative priorities of active requestors; and, means for incrementing said sequencing means, said means for incrementing being responsive to a periodically generated signal to change the relative priorities such that the highest priority is assigned to each requestor over a given time period.
References Cited (Backward Citations)
US4159518A
Cited
US4257095A
Cited
US4237534A
Cited
US4281381A
Cited
US4449183A
Cited
US4314335A
Cited
US4395753A
Cited
US4402040A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-08-19 | 1989-02-18 | 1989-08-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-08-19 | 1993-02-18 | 1993-08-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-08-19 | 1997-02-18 | 1997-08-20 | $7700.00 | Window Closed / Lapsed |