← Back to Patent Explorer
US4534045A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for recording host electronic instrument operating on-time

Assignee: Tektronix Inc
•
Filing: 1983-11-28
•
Granted: 1985-08-06
•
Expires: 2003-11-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The instrument operating time recorder (10) is attached to host instrument (12) and includes a frequency divider (14) for counting line voltage transitions during power-on time and to generate a binary output for a prescaler (20). Prescaler (20) divides by a predetermined value set to the frequency of the host instrument and generates a signal for a digital decoder (24) the output of which can be applied to the readout or display (26).

Inventors

  • 👤 Warren Collier

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 10:29
CPC Classifications
G; G07; G07C; G07C3/00; G07C3/02; G07C3/04

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 107 words
Device for host electronic instrument operating time recording, comprising: a frequency divider circuit means for counting line voltage transitions during power-on time of said host instrument and for generating binary number signals, a prescaler circuit means for receiving said binary number signals and dividing said binary number signals by a predetermined numerical value to establish a reduced time resolution for the power-on time of said host instrument, binary divider chain circuit means which receives the prescaled output signal from said prescaler and generates a digital number output, and display means for receiving said digital number output for visual readout of the power-on time of said host instrument.
Claim 2
Dependent Claim 107 words
Device for host electronic instrument operating time recording, comprising: a frequency divider circuit means for counting line voltage transitions during power-on time of said host instrument and for generating binary number signals, a prescaler circuit means for receiving said binary number signals and dividing said binary number signals by a predetermined numerical value to establish a reduced time resolution for the power-on time of said host instrument, binary divider chain circuit means which receives the prescaled output signal from said prescaler and generates a digital number output, and display means for receiving said digital number output for visual readout of the power-on time of said host instrument.
Claim 3
Dependent Claim 25 words
The device according to claim 1 and in which a digital decoder circuit means is disposed between said binary divider chain and said display means.
Claim 4
Dependent Claim 43 words
The device according to claim 1 and in which a decoder circuit means receives said digital number output from said binary divider chain and generates a direct current voltage proportional to said power-on time and outputs said proportional voltage to a display means.
Claim 5
Dependent Claim 22 words
The device of claim 1 and in which said prescaler circuit means is set to divide said binary number signals by 3600.
Claim 6
Dependent Claim 23 words
The device according to claim 1 and in which said prescaler circuit means is set to divide said binary number signals by 3000.

References Cited (Backward Citations)

US3939361A Cited
US4080568A Cited
US4165485A Cited
US4180724A Cited
US4261037A Cited
US4463354A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-08-05 1989-02-04 1989-08-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-08-05 1993-02-04 1993-08-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-08-05 1997-02-04 1997-08-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag