Weighted capacitor analogue-digital converters

Claim 2

In an analogue-digital converter of the type comprising a comparator having inverting and non-inverting input terminals, an array of a plurality of capacitors with their one terminals connected to said inverting input terminal of said comparator, a plurality of switches with their movable contacts respectively connected to the other terminals of said capacitors, one stationary contacts of said switches being commonly connected to an analogue signal input terminal through an additonal switch which alternately connects said stationary contacts to a ground potential and the other stationary contacts of said switches being connected to a source of a reference voltage, said capacitors in said array respectively having capacitances of 1, 2, 4, . . . 2 n-1 times a unit capacitance in their order in said array, where n is an integer, a first capacitor having a unit capacitance and having one terminal connected to said inverting input terminal of said comparator, a sequentially comparing register which is supplied with outputs of said comparator for producing a digital signal corresponding to said input analog signal and switch control code signals adapted to control said switches, a timing signal generator for disconnecting said one stationary contacts of said switches from said analogue signal input terminal, the improvement which comprises a resistance voltage divider having a mid tap and connected between said source of reference voltage and ground, said mid tap being connected to said non-inverting input terminal of said comparator, and further comprising a transfer switch having first and second stationary terminals and a moveable terminal, said moveable terminal of said transfer switch being connected to the other terminal of said first capacitor for transferring the connection of the other terminal of said first capacitor between said first stationary contact of said transfer switch which is connected to said analogue signal input terminal through said additional switch and said second stationary contact of said transfer switch.

Claim 3

The analogue-digital converter according to claim 1, which further comprise a switch array including a plurality of contacts connected between respective intermediate taps of said resistance voltage divider and said second stationary contact of said transfer switch, and a decoder supplied with the outputs of said sequentially comparing register for outputting switch control code signals adapted to control the contacts of said switch array.

Claim 4

The analogue-digital converter according to claims 1 or 2, which further comprises a latch circuit which temporarily latches the output of said sequentially comparing register and then outputs said output as a digital signal.

Claim 5

The analogue-digital converter according to claim 2, which further comprises a switch connected between said inverting and noninverting input terminals of said comparator.

Claim 6

In a weighted capacitor analogue-digital converter for linearly converting an analogue signal into a digital signal, said converter comprising: a weighted capacitor array which has an additional capacitor of a unit capacitance value and a plurality of capacitors respectively having capacitance value of 1, 2, 4, . . . 2 n-1 times said unit capacitance value in their order, where n is an integer, one terminal of each of said capacitors of said capacitor array being connected to a first common line; a voltage comparator having an inverting input terminal, a non-inverting input terminal, and an output terminal and operated by a single power source, said inverting input terminal being connected to said common line; a sequentially comparing register coupled to said output terminal, said register producing said digital signal corresponding to said analogue signal; a timing signal generator for producing control signals; a first switch operated by said timing signal generator; a first plurality of switches operated by said sequentially comparing register, said plurality of switches respectively connecting the other terminal of each of said plurality of capacitors of said weighted capacitor array to either a second common line or to a reference voltage source; a second switch operated by said timing generator, said second switch selectively connecting the other terminal of said additional capacitor to either said second common line or to a third common line; and a third switch operated by said timing signal generator and connected to said first common line; the improvement comprising: a resistance voltage divider connected between said reference voltage source and ground and having a plurality of taps for providing fractions of said reference voltage and a mid tap for providing one half of said reference voltage, said mid tap being connected to said non-inverting terminal of said comparator, and further comprising a second plurality of switches operated so as to couple one of said taps of said resistance voltage divider to said third common line in response to said digital signal of said register, said first switch selectively connecting said second common line to either said analogue signal or to ground.

Claim 7

In a weighted capacitor analogue-digital converter for linearly converting an analogue signal into a digital signal, said converter comprising: a weighted capacitor array which has an additional capacitor of a unit capacitance value and a plurality of capacitors respectively having capacitance value of 1, 2, 4, . . . 2 n-1 times said unit capacitance value in their order, where n is an integer, one terminal of each of said capacitors of said capacitor array being connected to a first common line; a voltage comparator having an inverting input terminal, a non-inverting input terminal, and an output terminal and operated by a single power source, said inverting input terminal being connected to said common line; a sequentially comparing register coupled to said output terminal, said register producing said digital signal corresponding to said analogue signal; a timing signal generator for producing control signals; a first switch operated by said timing signal generator; a first plurality of switches operated by said sequentially comparing register, said plurality of switches respectively connecting the other terminal of each of said plurality of capacitors of said weighted capacitor array to either a second common line or to a reference voltage source; a second switch operated by said timing generator, said second switch selectively connecting the other terminal of said additional capacitor to either said second common line or to a third common line; and a third switch operated by said timing signal generator and connected to said first common line; the improvement comprising: a resistance voltage divider connected between said reference voltage source and ground and having a plurality of taps for providing fractions of said reference voltage and a mid tap for providing one half of said reference voltage, said mid tap being connected to said non-inverting terminal of said comparator, and further comprising a second plurality of switches operated so as to couple one of said taps of said resistance voltage divider to said third common line in response to said digital signal of said register, said first switch selectively connecting said second common line to either said analogue signal or to ground.

Claim 8

A weighted capacitor analogue-digital converter according to claim 5, wherein said third switch selectively connects said first common line to said non-inverting input terminal of said comparator.

Claim 9

A weighted capacitor analogue-digital converter according to claim 6, further comprising a decoder for controlling said second plurality of switches in response to a lower order bit of said digital signal of said sequentially comparing register, and a latch circuit for temporarily storing said digital signal of said sequentially comparing register, said first plurality of switches being controlled by higher order bits of said digital signal of said sequentially comparing register.

Claim 10

A weighted capacitor analogue-digital converter according to claim 7, wherein said capacitor array comprises MOS capacitors, and said first, second and third switches respectively comprise MOS transistors, and said first and second plurality of switches respectively comprise MOS transistors.