US4516145A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reduction of contact resistance in CMOS integrated circuit chips and the product thereof
Assignee: Storage Technology Partners II
•
Filing: 1983-08-31
•
Granted: 1985-05-07
•
Expires: 2003-08-31
Abstract
Abstract A process for forming the openings (vias) in the glass layer of complementary metal oxide semiconductor (CMOS) integrated circuit chips is presented. The pattern of openings is applied to the glass layer using conventional resist/mask techniques. A plasma is used to remove the glass, and the silicon dioxide layer, if there is one, to expose a portion of the N+ and P+ circuit elements. Decreased conductivity of the crystalline lattice structure of the N+ material, caused by exposure to the plasma, appears as an added resistor between the N+ material and the metallization layer. The added resistance is reduced to acceptable levels before the metallization layer is applied by placing the chip in an inert gas atmosphere at an appropriate elevated temperature for an appropriate time.
Inventors
- 👤 Jenq S. Chang
- 👤 Tung S. Chang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 01:12
CPC Classifications
H; H10; H10P; H10P95/00; H10P95/90; H10P50/00; H10P50/20; H10P50/28; H10P50/282; H10P50/283; Y; Y10; Y10S; Y10S438/00; Y10S438/909
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
105 words
A method for reducing the contact resistance of the surface area of an N+ region of a CMOS integrated circuit (IC) chip, which N+ region is accessed by plasma etching a via through an electrical insulating layer or layers that are deposited over said N+ region during the manufacturing process of said CMOS chip, said method comprising the steps of: (a) placing said IC in a relatively inert atmosphere; (b) elevating the temperature of said inert atmosphere to a temperature range of 900°-950° C., for a specified period of time; and (c) removing said IC from said heated atmosphere and allowing the IC to cool.
Claim 2
Independent Claim
105 words
A method for reducing the contact resistance of the surface area of an N+ region of a CMOS integrated circuit (IC) chip, which N+ region is accessed by plasma etching a via through an electrical insulating layer or layers that are deposited over said N+ region during the manufacturing process of said CMOS chip, said method comprising the steps of: (a) placing said IC in a relatively inert atmosphere; (b) elevating the temperature of said inert atmosphere to a temperature range of 900°-950° C., for a specified period of time; and (c) removing said IC from said heated atmosphere and allowing the IC to cool.
Claim 3
Dependent Claim
15 words
The method of claim 1 wherein said relatively inert atmosphere comprises an atmosphere of ntirogen.
Claim 4
Dependent Claim
17 words
The method of claim 2 wherein the specified period of time of step (b) comprises 20-30 minutes.
Claim 5
Dependent Claim
122 words
A CMOS integrated circuit (IC) chip having a plurality of vias through which conductive material is placed in order to selectively make electrical contact with desired doped regions formed within said chip, each of said electrical contacts having an electrical resistance of less than 40 ohms per contact, said CMOS IC being manufactured by a process that includes the steps of: (a) plasma etching said vias through an electrical insulating layer that is deposited over the doped region to which electrical contact is to be made; and (b) after plasma etching the vias, but before placing the conductive material in said vias, exposing the IC to a relatively inert atmosphere at a temperature of 900°-950° C. for a specified period of time.
Claim 6
Dependent Claim
122 words
A CMOS integrated circuit (IC) chip having a plurality of vias through which conductive material is placed in order to selectively make electrical contact with desired doped regions formed within said chip, each of said electrical contacts having an electrical resistance of less than 40 ohms per contact, said CMOS IC being manufactured by a process that includes the steps of: (a) plasma etching said vias through an electrical insulating layer that is deposited over the doped region to which electrical contact is to be made; and (b) after plasma etching the vias, but before placing the conductive material in said vias, exposing the IC to a relatively inert atmosphere at a temperature of 900°-950° C. for a specified period of time.
Claim 7
Dependent Claim
23 words
The CMOS IC of claim 4 wherein the desired doped regions of which electrical contact is made through said vias comprise N+ regions.
Claim 8
Dependent Claim
19 words
The CMOS IC of claim 4 wherein the IC is exposed to the heated inert atmosphere for 20-30 minutes.
Claim 9
Dependent Claim
14 words
The CMOS IC of claim 6 wherein the inert atmosphere consists essentially of nitrogen.
References Cited (Backward Citations)
US3475234A
Cited
US3615873A
Cited
US4125426A
Cited
US4116719A
Cited
US4348802A
Cited
US4297149A
Cited
US4420503A
Cited
US4459159A
Cited
US4476621A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-05-06 | 1988-11-05 | 1989-05-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-05-06 | 1992-11-05 | 1993-05-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-05-06 | 1996-11-05 | 1997-05-07 | $7700.00 | Window Closed / Lapsed |