Patent US4516119A successfully refreshed from Google Patents.
US4516119A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logic signal display apparatus
Assignee: Tektronix Japan Corp
•
Filing: 1982-09-20
•
Granted: 1985-05-07
•
Expires: 2002-09-20
Abstract
Abstract An apparatus for displaying logic signals on a raster scan type display device is disclosed. A memory circuit stores a plurality of basic patterns corresponding to segments of a logic waveform. The basic patterns are selected from the memory circuit in accordance with the logic signal and are applied to an edge generator for generating an intensity control signal for varying the intensity of an electron beam generated within the raster scan type display device.
Inventors
- 👤 Minoru Fukuta
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 20:00
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/22; G09G5/222; G01; G01R; G01R13/00; G01R13/20; G06; G06F; G06F11/00; G06F11/30; G06F11/32; G06F11/321; G06F11/322
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
241 words
An apparatus for displaying a logic signal waveform on a display device comprising: means for storing a plurality of predetermined basic patterns corresponding to segments of said logic signal waveform, each of said basic patterns being M×N bits where M is an integer greater than or equal to three corresponding to the number of raster lines of said logic signal waveform and N is an integer corresponding to the width of each of said segments, the N logic levels of corresponding upper (M=1) and lower (M=M) raster lines of said basic pattern being determined according to the logic levels of said logic signal waveform, said upper and lower raster lines having reverse logic level with respect to each other, and the N logic levels of corresponding intermediate (M<M<1) raster lines being the same as the logic levels of one of said corresponding upper and lower raster lines; means for selectively reading said basic patterns from said storing means determined by said logic signal waveform; and means for generating an output signal based upon said basic pattern, said output signal having a transition output for said intermediate raster lines based upon a comparison of the present bit with the former bit of said intermediate raster line and having an output for said upper and lower raster lines based upon the logic levels of said upper and lower raster lines such that said logic signal waveform is displayed according to said output signal.
Claim 2
Independent Claim
241 words
An apparatus for displaying a logic signal waveform on a display device comprising: means for storing a plurality of predetermined basic patterns corresponding to segments of said logic signal waveform, each of said basic patterns being M×N bits where M is an integer greater than or equal to three corresponding to the number of raster lines of said logic signal waveform and N is an integer corresponding to the width of each of said segments, the N logic levels of corresponding upper (M=1) and lower (M=M) raster lines of said basic pattern being determined according to the logic levels of said logic signal waveform, said upper and lower raster lines having reverse logic level with respect to each other, and the N logic levels of corresponding intermediate (M<M<1) raster lines being the same as the logic levels of one of said corresponding upper and lower raster lines; means for selectively reading said basic patterns from said storing means determined by said logic signal waveform; and means for generating an output signal based upon said basic pattern, said output signal having a transition output for said intermediate raster lines based upon a comparison of the present bit with the former bit of said intermediate raster line and having an output for said upper and lower raster lines based upon the logic levels of said upper and lower raster lines such that said logic signal waveform is displayed according to said output signal.
Claim 3
Dependent Claim
65 words
An apparatus as recited in claim 1 wherein said storing means comprises a read only memory and said reading means comprises a random access memory for storing a code signal corresponding to said segments such that the output of said read only memory is the ones of said basic patterns corresponding to said code signal received as an address signal from said random access memory.
Claim 4
Dependent Claim
70 words
An apparatus as recited in claim 2 wherein said generating means comprises: means for delaying said basic pattern from said storing means; and means for comparing said basic pattern from said delaying means with said basic pattern from said storing means, the output of said comparing means being used to generate said output signal such that transitions of said logic signal waveform have a width narrower than one bit width.
Claim 5
Dependent Claim
60 words
An apparatus as recited in claim 3 wherein said delaying means comprises a D flip-flop having a D and a clock terminal, said basic pattern from said storing means being input to said D terminal and a clock signal being input to said clock terminal, said clock signal being delayed with respect to said basic pattern from said storing means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-05-06 | 1988-11-05 | 1989-05-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-05-06 | 1992-11-05 | 1993-05-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-05-06 | 1996-11-05 | 1997-05-07 | $7700.00 | Window Closed / Lapsed |