US4507649A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Flash A/D converter having reduced input loading
Assignee: RCA Licensing Corp
•
Filing: 1982-05-24
•
Granted: 1985-03-26
•
Expires: 2002-05-24
Abstract
Abstract A flash analog-to-digital converter includes 2 N comparator circuits for an N bit resolution. Each comparator comprises a summing capacitor which is alternately connected to a reference ladder and to the input signal. The majority of the capacitors are substantially charged and discharged between input potential and reference potential each cycle. The charging/discharging tends to load both the reference ladder and the input signal source. The loading is reduced by including a D.C. biased FET between the input signal source and each summing capacitor. The FET's are biased to condition them to operate as source-followers with the summing capacitors as the load element for at least a portion of the input signal range. Respective ones of the summing capacitors are thereby precluded from charging/discharging over the full input signal excursion which in turn reduces loading on associated circuitry.
Inventors
- 👤 Andrew G. F. Dingwall
- 👤 Victor Zazzu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 11:30
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/06; H03M1/12; H03M1/34; H03M1/36; H03M1/361; H03M1/362; H03M1/365
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
350 words
In a flash analog-to-digital converter for digitizing a range of applied input signals including a plurality of comparators, each comparator having a respective input terminal, a plurality of capacitors one of which is serially connected to the input terminal of each comparator, a signal input terminal for applying input signals and a source of a plurality of reference voltages incrementally ascending in value, sets of switch means for alternately serially coupling respective ones of said plurality of reference voltages or said signal input terminal to respective ones of said plurality of capacitors, means for limiting the maximum potential excursion in ones of said capacitors and thereby reducing loading of said source of reference potentials, said means comprising: a plurality of N-type FET's each having respective drain, source and gate electrodes, respective ones of said N-type FET's having their drain and source electrodes serially coupled between said input terminal and respective ones of said capacitors which are alternately coupled to respective ones of said reference voltages which are in a relatively negative range of said ascending reference voltages; a plurality of P-type FET's each having respective drain, source and gate electrodes, respective ones of said P-type FET's having their drain and source electrodes serially coupled between said input terminal and respective ones of said capacitors which are alternately coupled to respective ones of said reference voltages which are in a relatively positive range of said ascending reference voltages; means for applying D.C. bias potential to the gate electrodes of said N-type FET's, said bias potential conditioning respective ones of the N-type FET's to limit the maximum potential which can be coupled from said input terminal to respective ones of said capacitors; and means for applying D.C. bias potential to the gate electrodes of said P-type FET's for conditioning respective ones of the P-type FET's to limit the minimum potential which can be coupled from said input terminal to respective ones of said capacitors, said N-type and P-type FET's operating in the source follower mode over respective portions of said range of applied input signals to reduce the loading of said source.
Claim 2
Dependent Claim
350 words
In a flash analog-to-digital converter for digitizing a range of applied input signals including a plurality of comparators, each comparator having a respective input terminal, a plurality of capacitors one of which is serially connected to the input terminal of each comparator, a signal input terminal for applying input signals and a source of a plurality of reference voltages incrementally ascending in value, sets of switch means for alternately serially coupling respective ones of said plurality of reference voltages or said signal input terminal to respective ones of said plurality of capacitors, means for limiting the maximum potential excursion in ones of said capacitors and thereby reducing loading of said source of reference potentials, said means comprising: a plurality of N-type FET's each having respective drain, source and gate electrodes, respective ones of said N-type FET's having their drain and source electrodes serially coupled between said input terminal and respective ones of said capacitors which are alternately coupled to respective ones of said reference voltages which are in a relatively negative range of said ascending reference voltages; a plurality of P-type FET's each having respective drain, source and gate electrodes, respective ones of said P-type FET's having their drain and source electrodes serially coupled between said input terminal and respective ones of said capacitors which are alternately coupled to respective ones of said reference voltages which are in a relatively positive range of said ascending reference voltages; means for applying D.C. bias potential to the gate electrodes of said N-type FET's, said bias potential conditioning respective ones of the N-type FET's to limit the maximum potential which can be coupled from said input terminal to respective ones of said capacitors; and means for applying D.C. bias potential to the gate electrodes of said P-type FET's for conditioning respective ones of the P-type FET's to limit the minimum potential which can be coupled from said input terminal to respective ones of said capacitors, said N-type and P-type FET's operating in the source follower mode over respective portions of said range of applied input signals to reduce the loading of said source.
Claim 3
Dependent Claim
189 words
The analog-to-digital converter set forth in claim 1 further comprising: a plurality of parallel connected P-type and N-type FET's each having common source connections, common drain connections, an N-type FET gate electrode and a P-type gate electrode, respective ones of said parallel connected FET's having their common source and common drain connections serially coupled between said input terminal and respective ones of said capacitors which are alternately coupled to respective ones of said reference voltages which are in a mid-range of said ascending reference voltages; means for applying D.C. bias potential to the N-type FET gate electrodes of said parallel connected FET's for conditioning said N-type FET's to couple a relatively negative range of input signals from said input terminal to said capacitors; and means for applying D.C. bias potential to the P-type FET gate electrodes of said parallel connected FET's for conditioning said P-type FETs to couple a relatively positive range of input signals from said input terminal to said capacitors, wherein said negative range of input signals overlaps said positive range of input signals so that an entire range of input signals is coupled to said capacitors.
Claim 4
Dependent Claim
303 words
In a flash analog-to-digital converter of the type including a plurality of summing capacitors, a source of a plurality of incrementally ascending reference voltages, a signal input terminal and switch means for alternately coupling respective ones of said plurality of summing capacitors to said signal input terminal and respective ones of said reference voltages further including means for limiting the maximum potential excursion at respective summing capacitors to limit loading of said source of reference voltages, said means comprising: a plurality of N-type FET's having respective drain, source and gate electrodes, respective ones of said N-type FET's having their drain and source electrodes serially coupled between said signal input terminal and respective capacitors that are alternately coupled to respective reference voltages in a relatively negative range of said reference voltages; a plurality of P-type FET's having respective drain, source and gate electrodes, respective ones of said P-type FET's having their drain and source electrodes serially coupled between said input terminal and respective summing capacitors that are alternately coupled to respective reference voltages in a relatively positive range of said ascending reference voltages; means for applying D.C. bias potential to the gate electrodes of said N-type FET's to charge the respective summing capacitor coupled thereto in a source follower mode for a relatively positive range of input signals applied to said input terminal, the capacitor potential being limited by said bias potential in said positive range; and means for applying D.C. bias potential to the gate electrodes of said P-type FET's for conditioning said P-type FET's to discharge the respective summing capacitors coupled thereto in a source-follower mode for a range of input signals applied to said input terminal less than the D.C. bias potential applied to said P-type FET's, the degree of capacitor discharge being limited by said bias potential in said range.
Claim 5
Dependent Claim
303 words
In a flash analog-to-digital converter of the type including a plurality of summing capacitors, a source of a plurality of incrementally ascending reference voltages, a signal input terminal and switch means for alternately coupling respective ones of said plurality of summing capacitors to said signal input terminal and respective ones of said reference voltages further including means for limiting the maximum potential excursion at respective summing capacitors to limit loading of said source of reference voltages, said means comprising: a plurality of N-type FET's having respective drain, source and gate electrodes, respective ones of said N-type FET's having their drain and source electrodes serially coupled between said signal input terminal and respective capacitors that are alternately coupled to respective reference voltages in a relatively negative range of said reference voltages; a plurality of P-type FET's having respective drain, source and gate electrodes, respective ones of said P-type FET's having their drain and source electrodes serially coupled between said input terminal and respective summing capacitors that are alternately coupled to respective reference voltages in a relatively positive range of said ascending reference voltages; means for applying D.C. bias potential to the gate electrodes of said N-type FET's to charge the respective summing capacitor coupled thereto in a source follower mode for a relatively positive range of input signals applied to said input terminal, the capacitor potential being limited by said bias potential in said positive range; and means for applying D.C. bias potential to the gate electrodes of said P-type FET's for conditioning said P-type FET's to discharge the respective summing capacitors coupled thereto in a source-follower mode for a range of input signals applied to said input terminal less than the D.C. bias potential applied to said P-type FET's, the degree of capacitor discharge being limited by said bias potential in said range.
Claim 6
Dependent Claim
94 words
The analog-to-digital converter set forth in claim 3 wherein the gate electrodes of adjacent FET's are grouped, each group of gate electrodes receiving a common bias potential, the common bias potentials applied to groups of N-type FET's associated with more positive reference voltages being more positive in value than to groups of N-type FET's associated with more negative reference voltages; and the common bias potentials applied to groups of P-type FET's associated with more negative reference voltages being more negative in value than to groups of P-type FET's associated with more positive reference voltages.
Claim 7
Dependent Claim
42 words
The analog-to-digital converter set forth in claim 3 or 4 wherein the summing capacitors alternately coupled to a midrange of said reference voltages are serially coupled to said input terminal through the parallel connection of respective pairs of P-type and N-type FET's.
Claim 8
Dependent Claim
132 words
A flash analog-to-digital converter including a plurality of comparators, each comparator having a respective input terminal, a plurality of capacitors one of which is serially connected with the input terminal of each comparator, a signal input terminal and a plurality of reference voltages incrementally ascending in value, sets of switch means for alternately serially coupling respective ones of said plurality of reference voltages or said signal input terminal to respective ones of said plurality of capacitors, and respective transistors serially coupled between the signal input terminal and said sets of switch means, each of said transistors biased to operate in the source follower mode at least over a range of signal input potentials, for limiting the maximum potential excursion on ones of said capacitors to thereby reduce loading of said reference potentials.
Claim 9
Dependent Claim
132 words
A flash analog-to-digital converter including a plurality of comparators, each comparator having a respective input terminal, a plurality of capacitors one of which is serially connected with the input terminal of each comparator, a signal input terminal and a plurality of reference voltages incrementally ascending in value, sets of switch means for alternately serially coupling respective ones of said plurality of reference voltages or said signal input terminal to respective ones of said plurality of capacitors, and respective transistors serially coupled between the signal input terminal and said sets of switch means, each of said transistors biased to operate in the source follower mode at least over a range of signal input potentials, for limiting the maximum potential excursion on ones of said capacitors to thereby reduce loading of said reference potentials.
References Cited (Backward Citations)
US3676702A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-03-25 | 1988-09-24 | 1989-03-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-03-25 | 1992-09-24 | 1993-03-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-03-25 | 1996-09-24 | 1997-03-26 | $7700.00 | Window Closed / Lapsed |