Patent US4507570A successfully refreshed from Google Patents.
US4507570A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Resettable one shot circuit having noise rejection
Assignee: Motorola Solutions Inc
•
Filing: 1983-03-01
•
Granted: 1985-03-26
•
Expires: 2003-03-01
Abstract
Abstract A one shot circuit having feedback from the output to an input gate is provided to inhibit the input gate when an output is being provided. This feedback inhibits the input gate thereby preventing noise on the input from falsely triggering the one shot. A capacitor in conjunction with a Schmitt trigger is used to determine output pulse width. The output pulse width can be increased by adding additional capacitance to the first capacitor which is fully integrated on an integrated circuit chip. A reset input is also provided so that the circuit can be reset upon command.
Inventors
- 👤 John K. Mahabadi
- 👤 Victor D. Ehrlich
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 08:34
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/3565; H03K3/355
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
250 words
A one shot circuit with noise rejection, comprising: a first logic gate for receiving first and second inputs and a feedback signal; a first transistor having a first and a second current carrying electrode and a control electrode, the first current carrying electrode being connected to a first power supply line, the control electrode being connected to an output of the first logic gate; a second transistor having a first current carrying electrode connected to the second current carrying electrode of the first transistor and having a control electrode connected to a reset input; a third transistor having a first current carrying electrode connected to the second current carrying electrode of the second transistor, having a control electrode connected to the reset input, and having a second current carrying electrode connected to a second power supply line; a capacitor connected across the first and second current carrying electrodes of the third transistor; a fourth transistor having a first current carrying electrode connected to the first current carrying electrode of the third transistor, having a second current carrying electrode connected to the second power supply line, and having a control electrode connected to the output of the first logic gate; a Schmitt trigger circuit; and a second logic gate having a first input coupled to the first current carrying electrode of the fourth transistor by the Schmitt trigger, having a second input connected to the output of the first logic gate, and having a third input connected to the reset input.
Claim 2
Dependent Claim
250 words
A one shot circuit with noise rejection, comprising: a first logic gate for receiving first and second inputs and a feedback signal; a first transistor having a first and a second current carrying electrode and a control electrode, the first current carrying electrode being connected to a first power supply line, the control electrode being connected to an output of the first logic gate; a second transistor having a first current carrying electrode connected to the second current carrying electrode of the first transistor and having a control electrode connected to a reset input; a third transistor having a first current carrying electrode connected to the second current carrying electrode of the second transistor, having a control electrode connected to the reset input, and having a second current carrying electrode connected to a second power supply line; a capacitor connected across the first and second current carrying electrodes of the third transistor; a fourth transistor having a first current carrying electrode connected to the first current carrying electrode of the third transistor, having a second current carrying electrode connected to the second power supply line, and having a control electrode connected to the output of the first logic gate; a Schmitt trigger circuit; and a second logic gate having a first input coupled to the first current carrying electrode of the fourth transistor by the Schmitt trigger, having a second input connected to the output of the first logic gate, and having a third input connected to the reset input.
Claim 3
Dependent Claim
236 words
The one shot circuit of claim 1 further including a fifth transistor having a first current carrying electrode connected to the first power supply line and a control electrode connected to an output of the second logic gate; a sixth transistor having a first current carrying electrode connected to a second current carrying electrode of the fifth transistor; a seventh transistor having a first current carrying electrode connected to a second current carrying electrode of the sixth transistor and having a control electrode connected to a control electrode of the sixth transistor and to the reset input and having a second current carrying electrode connected to the second power supply line; a second capacitor having a first electrode connected to the first current carrying electrode of the seventh transistor and having a second electrode connected to the second power supply line; an eighth transistor having a first current carrying electrode connected to the first electrode of the second capacitor, a second current carrying electrode connected to the second power supply line, and a control electrode connected to the output of the second logic gate; a second Schmitt trigger circuit; and a third logic gate having a first input coupled by the Schmitt trigger circuit to the first electrode of the second capacitor, a second input connected to the output of the second logic gate, a third input connected to the reset input, and having an output.
Claim 4
Dependent Claim
33 words
The one shot circuit of claim 2 wherein the first, second, fifth and sixth transistors are P-channel field effect transistors, and the third, fourth, seventh, and eighth transistors are N-channel field effect transistors.
Claim 5
Dependent Claim
18 words
The one shot circuit of claim 3 wherein the first, second, and third logic gates are NOR gates.
Claim 6
Dependent Claim
102 words
A resettable one shot circuit having noise rejection, comprising: an input gate for receiving input signals; first means for providing a first time interval and being coupled to the input gate; a voltage level detector coupled to the first means for providing an output; an output gate coupled to the voltage level detector for providing an output, the output of the output gate being coupled to the input gate to inhibit the input gate whenever the output gate is providing an output; and a reset input coupled to the first means and to the output gate for resetting the one shot circuit.
Claim 7
Dependent Claim
102 words
A resettable one shot circuit having noise rejection, comprising: an input gate for receiving input signals; first means for providing a first time interval and being coupled to the input gate; a voltage level detector coupled to the first means for providing an output; an output gate coupled to the voltage level detector for providing an output, the output of the output gate being coupled to the input gate to inhibit the input gate whenever the output gate is providing an output; and a reset input coupled to the first means and to the output gate for resetting the one shot circuit.
Claim 8
Dependent Claim
70 words
The resettable one shot circuit of claim 5 further including second means for providing a second time interval and being coupled to the output of the output gate; a second voltage level detector having an input coupled to the second means and providing an output; and a second output gate coupled to the output of the second voltage level detector and providing a second output for the one shot circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-03-25 | 1988-09-24 | 1989-03-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-03-25 | 1992-09-24 | 1993-03-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-03-25 | 1996-09-24 | 1997-03-26 | $7700.00 | Window Closed / Lapsed |