US4503546A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pulse signal transmission system
Assignee: Hitachi Ltd
•
Filing: 1983-03-01
•
Granted: 1985-03-05
•
Expires: 2003-03-01
Abstract
Abstract A two-level alternate mark inversion signal transmission system wherein binary pulses of "1" and "0" levels are converted into a pulse signal in which one coded information value has its polarity inverted at a period T and the other has its polarity reversed at a period T/2, and the converted signal is transmitted. In order to facilitate an automatic gain control operation and the proper and reliable extraction of a timing signal on the receiving side of the system even when the zero binary pulses have successively arisen in the signal processed on the transmitting side, the alternate mark inversion signal is converted into a specified code (zero substitution) signal when the zero binary pulses have succeeded one another for a predetermined number of times, while on the receiving side, a received signal is subjected to duobinary shaping, whereupon the zero substitution part is detected for removal by utilizing the rules of the zero substitution process and the alternate mark inversion signal.
Inventors
- 👤 Hiroki Yoshine
- 👤 Yoshitaka Takasaki
- 👤 Yasushi Takahashi
- 👤 Mitsuo Yamada
- 👤 Katsuyuki Nagano
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 17:59
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4906
Claims Analysis
Total Claims: 34
Claim 1
Independent Claim
259 words
A code signal transmission system comprising a transmitting circuit portion and a receiving circuit portion interconnected by a transmission line; said transmitting circuit portion including code converter means for converting a binary information signal of "1" and "0" levels into a coded pulse signal in which one code has its polarity inverted at a first fixed period T and the other code has its polarity inverted at a second fixed period of one-half T, zero succession detection means for detecting a predetermined number of successive "0's" in said binary information signal, and zero substitution means responsive to said zero succession detection means for controlling said code converter means to replace said succession of "0's" with a recognizable signal portion formed by a pulse train including two-level codes of level "1" in-phase with or anti-phase to the "0" values of said binary information signal; and said receiving circuit portion including means connected to receive a coded signal from said transmission line for subjecting said coded signal to duo-binary shaping to produce a duo-binary shaped signal of the three levels "+1", "0" and "-1", regenerating means for regenerating a binary information signal from said duo-binary shaped signal, zero substitution detection means for detecting said recognizable signal portion from the in-phase or anti-phase pulse arrangement of said duo-binary shaped signal, zero substitution elimination means responsive to said zero substitution detection means for converting said recognizable signal portion to a succession of "0's", and clock detector means responsive to said duo-binary shaped signal for generating a clock signal to control said regenerating means.
Claim 2
Dependent Claim
259 words
A code signal transmission system comprising a transmitting circuit portion and a receiving circuit portion interconnected by a transmission line; said transmitting circuit portion including code converter means for converting a binary information signal of "1" and "0" levels into a coded pulse signal in which one code has its polarity inverted at a first fixed period T and the other code has its polarity inverted at a second fixed period of one-half T, zero succession detection means for detecting a predetermined number of successive "0's" in said binary information signal, and zero substitution means responsive to said zero succession detection means for controlling said code converter means to replace said succession of "0's" with a recognizable signal portion formed by a pulse train including two-level codes of level "1" in-phase with or anti-phase to the "0" values of said binary information signal; and said receiving circuit portion including means connected to receive a coded signal from said transmission line for subjecting said coded signal to duo-binary shaping to produce a duo-binary shaped signal of the three levels "+1", "0" and "-1", regenerating means for regenerating a binary information signal from said duo-binary shaped signal, zero substitution detection means for detecting said recognizable signal portion from the in-phase or anti-phase pulse arrangement of said duo-binary shaped signal, zero substitution elimination means responsive to said zero substitution detection means for converting said recognizable signal portion to a succession of "0's", and clock detector means responsive to said duo-binary shaped signal for generating a clock signal to control said regenerating means.
Claim 3
Dependent Claim
73 words
A code signal transmission system according to claim 1, wherein said zero substitution means includes means for producing a recognizable signal portion in which the number of in-phase pulses is equal to or larger than the number of anti-phase pulses, and in which, when the in-phase and anti-phase pulses are equal, the number of the in-phase pulse adjacent to each other is larger than the number of anti-phase pulses adjacent to each other.
Claim 4
Dependent Claim
23 words
A code signal transmission system according to claim 1, wherein said zero succession detection means includes means for detecting six "0's" in succession.
Claim 5
Dependent Claim
75 words
A code signal transmission system according to claim 1, wherein said zero substitution means includes first shift register means connected to receive said binary information signal and having a number of stages at least equal to said predetermined number which are clocked by a first clock signal for producing said in-phase pulses for said recognizable signal portion, and means responsive to said zero succession detection means for resetting selected stages of said first shift register.
Claim 6
Dependent Claim
62 words
A code signal transmission system according to claim 4, wherein said zero substitution means further includes second shift register means responsive to said zero succession detection means and clocked by a second clock signal for producing said anti-phase pulses for said recognizable signal portion, and means for producing the logical sum of the outputs of said first and second shift register means.
Claim 7
Dependent Claim
34 words
A code signal transmission system according to claim 5, wherein said zero succession detection means includes means for detecting the state of said predetermined number of successive stages in said first shift register means.
Claim 8
Dependent Claim
37 words
A code signal transmission system according to claim 5, wherein said first shift register means has six stages, and said resetting means is connected to reset the third and fourth stages of said first shift register means.
Claim 9
Dependent Claim
39 words
A code signal transmission system according to claim 7, wherein said second shift register means includes five stages with the output of said zero succession detection means being applied to the input of the first and fifth stages thereof.
Claim 10
Dependent Claim
39 words
A code signal transmission system according to claim 5, wherein said first shift register means has nine stages, and said resetting means is connected to reset the first, fourth, fifth and eighth stages of said first shift register means.
Claim 11
Dependent Claim
39 words
A code signal transmission system according to claim 9, wherein said second shift register means includes seven stages with the output of said zero succession detection means being applied to the input of said first and fifth stages thereof.
Claim 12
Dependent Claim
100 words
A code signal transmission system according to claim 1, wherein said receiving circuit portion further comprises a decision circuit connected to receive said duo-binary shaped signal including first means for converting the signal values "+1" of said duo-binary shaped signal into "1" and signal values "0" and "-1" thereof into "0", second means for converting the signal values "-1" of said duo-binary shaped signal into "1" and signal values "+1" thereof onto "0", and means for applying the outputs of said first and second means as first and second outputs of said decision circuit to said zero substitution elimination means.
Claim 13
Dependent Claim
85 words
A code signal transmission system according to claim 11, wherein said zero substitution elimination means includes first shift register means connected to receive said first output of said decision circuit and second shift register means connected to receive said second output of said decision circuit, and said zero substitution detection means includes means connected to selected stages of said first and second shift register means for resetting at least one of said first and second shift register means upon detection of said recognizable signal portion.
Claim 14
Dependent Claim
63 words
A code signal transmission system according to claim 12, wherein said first and second shift register means each comprise seven stages and said zero substitution detection means includes a NOR gate connected to receive the outputs of the fifth and sixth stages of said first shift register means and the outputs of said first and second stages of said second shift register means.
Claim 15
Dependent Claim
69 words
A code signal transmission system according to claim 13, wherein said zero substitution detection means includes an AND gate connected to receive the outputs of said third stage of said first shift register means, the fourth stage of said second shift register means and the output of said NOR gate, and means responsive to the output of said AND gate for resetting said first and second shift register means.
Claim 16
Dependent Claim
106 words
A code signal transmission system according to claim 12, wherein said first and second shift register means each comprise four stages, and said zero substitution detection means includes an AND gate having a pair of non-inverting inputs connected respectively to the outputs of the first and fourth stages of one of said first and second shift register means and a pair of inverting inputs connected respectively to the outputs of the second and third stages of the other of said first and second shift register means, and means for resetting said first and second shift register means in response to the output of said AND gate.
Claim 17
Dependent Claim
129 words
A transmitting circuit portion for a code signal transmission system, comprising code converter means for converting a binary information signal of "1" and "0" levels into a coded pulse signal in which one code has its polarity inverted at a first fixed period T and the other code has its polarity inverted at a second fixed period of one-half T, zero succession detection means for detecting a predetermined number of successive "0's" in said binary information signal, and zero substitution means responsive to said zero succession detection means for controlling said code converter means to replace said succession of "0's" with a recognizable signal portion formed by a pulse train including two-level codes of level "1" in-phase with or anti-phase to the "0" values of said binary information signal.
Claim 18
Dependent Claim
129 words
A transmitting circuit portion for a code signal transmission system, comprising code converter means for converting a binary information signal of "1" and "0" levels into a coded pulse signal in which one code has its polarity inverted at a first fixed period T and the other code has its polarity inverted at a second fixed period of one-half T, zero succession detection means for detecting a predetermined number of successive "0's" in said binary information signal, and zero substitution means responsive to said zero succession detection means for controlling said code converter means to replace said succession of "0's" with a recognizable signal portion formed by a pulse train including two-level codes of level "1" in-phase with or anti-phase to the "0" values of said binary information signal.
Claim 19
Dependent Claim
73 words
A code signal transmission system according to claim 16, wherein said zero substitution means includes means for producing a recognizable signal portion in which the number of in-phase pulses is equal to or larger than the number of anti-phase pulses, and in which, when the in-phase and anti-phase pulses are equal, the number of the in-phase pulses adjacent to each other is larger than the number of anti-phase pulses adjacent to each other.
Claim 20
Dependent Claim
23 words
A code signal transmission system according to claim 16, wherein said zero succession detection means includes means for detecting six "0's" in succession.
Claim 21
Dependent Claim
75 words
A code signal transmission system according to claim 16, wherein said zero substitution means includes first shift register means connected to receive said binary information signal and having a number of stages at least equal to said predetermined number which are clocked by a first clock signal for producing said in-phase pulses for said recognizable signal portion, and means responsive to said zero succession detection means for resetting selected stages of said first shift register.
Claim 22
Dependent Claim
62 words
A code signal transmission system according to claim 19, wherein said zero substitution means further includes second shift register means responsive to said zero succession detection means and clocked by a second clock signal for producing said anti-phase pulses for said recognizable signal portion, and means for producing the logical sum of the outputs of said first and second shift register means.
Claim 23
Dependent Claim
34 words
A code signal transmission system according to claim 20, wherein said zero succession detection means includes means for detecting the state of said predetermined number of successive stages of said first shift register means.
Claim 24
Dependent Claim
37 words
A code signal transmission system according to claim 20, wherein said first shift register means has six stages, and said resetting means is connected to reset the third and fourth stages of said first shift register means.
Claim 25
Dependent Claim
39 words
A code signal transmission system according to claim 22, wherein said second shift register means includes five stages with the output of said zero succession detection means being applied to the input of the first and fifth stages thereof.
Claim 26
Dependent Claim
39 words
A code signal transmission system according to claim 20, wherein said first shift register means has nine stages, and said resetting means is connected to reset the first, fourth, fifth and eighth stages of said first shift register means.
Claim 27
Dependent Claim
39 words
A code signal transmission system according to claim 24, wherein said second shift register means includes seven stages with the output of said zero succession detection means being applied to the input of said first and fifth stages thereof.
Claim 28
Dependent Claim
193 words
For use in a code signal transmission system in which a transmission line carries a coded pulse signal, a recognizable signal portion of which represents a succession of a predetermined number of "0's" in a binary information signal from which the coded pulse signal is derived by conversion, the recognizable signal portion being formed by a pulse train including two-level codes of level "1" in-phase with or anti-phase to the "0" values of said binary information signal, a receiving circuit comprising means connected to receive a coded signal from said transmission line for subjecting said coded signal to duo-binary shaping to produce a duo-binary shaped signal of the three levels "+1", "0" and "-1", regenerating means for regenerating a binary information signal from said duo-binary shaped signal, zero substitution detection means for detecting said recognizable signal portion from the in-phase or anti-phase pulse arrangement of said duo-binary shaped signal, zero substitution elimination means responsive to said zero substitution detection means for converting said recognizable signal portion to a succession of " 0's ", and clock detector means responsive to said duo-binary shaped signal for generating a clock signal to control said regenerating means.
Claim 29
Dependent Claim
193 words
For use in a code signal transmission system in which a transmission line carries a coded pulse signal, a recognizable signal portion of which represents a succession of a predetermined number of "0's" in a binary information signal from which the coded pulse signal is derived by conversion, the recognizable signal portion being formed by a pulse train including two-level codes of level "1" in-phase with or anti-phase to the "0" values of said binary information signal, a receiving circuit comprising means connected to receive a coded signal from said transmission line for subjecting said coded signal to duo-binary shaping to produce a duo-binary shaped signal of the three levels "+1", "0" and "-1", regenerating means for regenerating a binary information signal from said duo-binary shaped signal, zero substitution detection means for detecting said recognizable signal portion from the in-phase or anti-phase pulse arrangement of said duo-binary shaped signal, zero substitution elimination means responsive to said zero substitution detection means for converting said recognizable signal portion to a succession of " 0's ", and clock detector means responsive to said duo-binary shaped signal for generating a clock signal to control said regenerating means.
Claim 30
Dependent Claim
102 words
A code signal transmission system according to claim 26, wherein said receiving circuit portion further comprises a decision circuit connected to receive said duo-binary shaped signal including first means for converting the signal values "+1" of said duo-binary shaped signal into "1" and signal values "0" and "-1" thereof into "0", second means for converting the signal values "-1" of said duo-binary shaped signal into "1" and signal values "+1" and "0" thereof into "0", and means for applying the outputs of said first and second means as first and second outputs of said decision circuit to said zero substitution elimination means.
Claim 31
Dependent Claim
85 words
A code signal transmission system according to claim 27, wherein said zero substitution elimination means includes first shift register means connected to receive said first output of said decision circuit and second shift register means connected to receive said second output of said decision circuit, and said zero substitution detection means includes means connected to selected stages of said first and second shift register means for resetting at least one of said first and second shift register means upon detection of said recognizable signal portion.
Claim 32
Dependent Claim
63 words
A code signal transmission system according to claim 28, wherein said first and second shift register means each comprise seven stages and said zero substitution detection means includes a NOR gate connected to receive the outputs of the fifth and sixth stages of said first shift register means and the outputs of said first and second stages of said second shift register means.
Claim 33
Dependent Claim
69 words
A code signal transmission system according to claim 29, wherein said zero substitution detection means includes an AND gate connected to receive the outputs of said third stage of said first shift register means, the fourth stage of said second shift register means and the output of said NOR gate, and means responsive to the output of said AND gate for resetting said first and second shift register means.
Claim 34
Dependent Claim
106 words
A code signal transmission system according to claim 28, wherein said first and second shift register means each comprise four stages, and said zero substitution detection means includes an AND gate having a pair of non-inverting inputs connected respectively to the outputs of the first and fourth stages of one of said first and second shift register means and a pair of inverting inputs connected respectively to the outputs of the second and third stages of the other of said first and second shift register means, and means for resetting said first and second shift register means in response to the output of said AND gate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-03-04 | 1988-09-03 | 1989-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-03-04 | 1992-09-03 | 1993-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-03-04 | 1996-09-03 | 1997-03-05 | $7700.00 | Window Closed / Lapsed |