Patent US4503536A successfully refreshed from Google Patents.
US4503536A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital circuit unit testing system utilizing signature analysis
Assignee: Hughes Missile Systems Co
•
Filing: 1982-09-13
•
Granted: 1985-03-05
•
Expires: 2002-09-13
Abstract
Abstract A system for testing digital circuit units at the design speed of the circuit. A first memory stores a minimized set of optimum generated predetermined test patterns for application to a unit under test. A second memory stores expected signature patterns corresponding to signature patterns that are derived from the unit under test in response to the predetermined test patterns when the unit under test is functioning properly. A signature analyzer derives signature patterns from a unit under test in response to the application of the test patterns to the unit. A comparator compares the derived signature patterns with the expected signature patterns and provides an indication of the results of the comparison. A clock provides a clock signal having a pulse rate that corresponds to the design speed of the unit under test; and a sequential counter responds to said clock signal by providing a sequential count to the first memory for addressing the first memory at storage positions therein having addresses corresponding to the sequential count to cause the predetermined test patterns to be read from the first memory and applied to the unit at a speed that corresponds to the design speed of the unit under test. The testing system further includes a backtracing system for enabling determination of the location of faults in the unit under test.
Inventors
- 👤 Gary W. Panzer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 04:01
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/273; G06F11/277
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
182 words
A system for testing digital circuit units at the design speed of the circuit units, comprising a first memory for storing a computer generated minimized set of optimum predetermined test patterns for application to a unit under test; a second memory for storing computer generated expected signature patterns which correspond to signature patterns that would be derived from a properly functioning unit under test in response to the predetermined test patterns; a signature analyzer for deriving signature patterns from a unit under test in response to the application of said test patterns to said unit; a comparator for comparing said derived signature patterns with said expected signature patterns and for providing an indication of the results of said comparison; and means for addressing the first and second memories, the address means for addressing the first memory so as to apply said test patterns to said unit under test at a speed that corresponds to the design speed of the unit under test and the address means for addressing the second memory so as to apply said expected signature patterns to said comparator.
Claim 2
Independent Claim
182 words
A system for testing digital circuit units at the design speed of the circuit units, comprising a first memory for storing a computer generated minimized set of optimum predetermined test patterns for application to a unit under test; a second memory for storing computer generated expected signature patterns which correspond to signature patterns that would be derived from a properly functioning unit under test in response to the predetermined test patterns; a signature analyzer for deriving signature patterns from a unit under test in response to the application of said test patterns to said unit; a comparator for comparing said derived signature patterns with said expected signature patterns and for providing an indication of the results of said comparison; and means for addressing the first and second memories, the address means for addressing the first memory so as to apply said test patterns to said unit under test at a speed that corresponds to the design speed of the unit under test and the address means for addressing the second memory so as to apply said expected signature patterns to said comparator.
Claim 3
Dependent Claim
99 words
A system according to claim 1, wherein the addressing means include a clock for providing a clock signal having a pulse rate that corresponds to the design speed of the unit under test; and a sequential counter responsive to said clock signal for providing a sequential count to the first memory for addressing the first memory at storage positions therein having addresses corresponding to said sequential count to cause said predetermined test patterns to be read from the first memory and applied to said unit at a speed that corresponds to the design speed of the unit under test.
Claim 4
Dependent Claim
60 words
The system according to claim 2 wherein the addressing means sequential counter in response to said clock signal provides said sequential count to the second memory for addressing the second memory at storage positions therein having addresses corresponding to said sequential count to cause said expected signature patterns to be read from the second memory and applied to the comparator.
Claim 5
Dependent Claim
25 words
A system according to claim 1 or 3, further comprising backtracing means for enabling determination of the location of faults in the unit under test.
Claim 6
Dependent Claim
254 words
A system according to claim 4, wherein the backtracing means comprises a third memory for storing computer generated expected signature patterns which correspond to signature patterns that would be derived from selected terminals and internal nodes of a properly functioning unit under test in response to the predetermined test patterns, a second signature analyzer for deriving signature patterns from selected terminals and internal nodes of the unit under test in response to the application of said test patterns to said unit; a data processor for addressing the third memory which responds with said expected signature patterns, for comparing said signature patterns derived by the second signature analyzer with said expected signature patterns from the third memory, and for providing an indication of the results of said comparison; means for connecting the second signature analyzer directly to selected terminals and internal nodes of the unit under test; and a fourth memory for storing correlations of various terminals and internal nodes in the unit under test, from which the signature patterns are derived, to other internal nodes in the unit under test to which the second signature analyzer should be coupled when the data processor indicates a fault upon the second signature analyzer being connected directly to one of said various terminals and internal nodes; wherein the data processor is coupled to the fourth memory for providing an indication of one of said other internal nodes to which the second signature analyzer should be coupled in accordance with the indication of the results of said comparison.
Claim 7
Dependent Claim
11 words
A system according to claim 5, wherein the memories include RAMs.
Claim 8
Dependent Claim
11 words
A system according to claim 1, wherein the memories include RAMs.
References Cited (Backward Citations)
US3082374A
Cited
US3302109A
Cited
US3573751A
Cited
US3651315A
Cited
US3659087A
Cited
US3777129A
Cited
US3787669A
Cited
US4066882A
Cited
US4189778A
Cited
US4168527A
Cited
US4192451A
Cited
US4216374A
Cited
US4255792A
Cited
US4224690A
Cited
US4271472A
Cited
US4277831A
Cited
US4441074A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-03-04 | 1988-09-03 | 1989-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-03-04 | 1992-09-03 | 1993-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-03-04 | 1996-09-03 | 1997-03-05 | $7700.00 | Window Closed / Lapsed |