US4500959A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for invalidating the content of an instruction buffer by program store compare check
Assignee: Hitachi Ltd
•
Filing: 1982-05-06
•
Granted: 1985-02-19
•
Expires: 2002-05-06
Abstract
Abstract In a data processing system having an instruction buffer, inconsistency between an instruction stored in a main memory and the same instruction present in the instruction buffer occurs at the time of a store operation to the memory if the instruction supplied to the store area of the main memory previously has been prefetched to and is present in the instruction buffer. The changing in the memory of the content of the instruction prefetched to the instruction buffer and the fact that the changed instruction is about to be executed are detected on the basis of the instruction fetch address of an instruction to be fetched from the memory to the instruction buffer, the instruction address of the next instruction to be executed, information concerning the byte position at which the instruction to be executed is stored, the store address at which the changed instruction is stored in the main storage and information concerning the byte position in the main storage of the instruction which is changed by the store operation. When the execution of the instructions proceeds to the changed instruction, the content of the instruction buffer is invalidated.
Inventors
- 👤 Kanji Kubo
- 👤 Tsugio Momose
- 👤 Chikahiko Izumi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 04:21
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3802; G06F9/3812
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
282 words
In a data processing system in which instructions are prefetched from a main storage to an instruction buffer in advance of the execution of an instruction in response to an instruction fetch address and the instructions are read out from said instruction buffer for execution, the improvement comprising: prefetch means for specifying an instruction fetch address of an instruction to be fetched from said main storage to said instruction buffer; means for specifying an execution instruction address of an instruction to be executed and first information indicating the byte position at which said instruction is stored in said main storage; means for specifying a store address by a store instruction and second information indicating the byte position of the content in the main storage which is changed by a store operation; detection means for detecting that the content of the instruction fetched from said main storage to said instruction buffer has been changed in said main storage as a result of said store operation and that the execution of the instructions has proceeded to the instructions changed in said main storage, based on said fetch address, said execution instruction address, said first information, and store address and said second information; suppression means for suppressing operation of said prefetch means in response to the detection by said detection means that the content of the instruction fetched from said main storage to said instruction buffer has changed in said main storage as a result of said store operation; and invalidating means for invalidating the content of said instruction buffer in response to the detection by said detection means that the execution of the instruction has proceeded to the instruction changed in said main storage.
Claim 2
Dependent Claim
282 words
In a data processing system in which instructions are prefetched from a main storage to an instruction buffer in advance of the execution of an instruction in response to an instruction fetch address and the instructions are read out from said instruction buffer for execution, the improvement comprising: prefetch means for specifying an instruction fetch address of an instruction to be fetched from said main storage to said instruction buffer; means for specifying an execution instruction address of an instruction to be executed and first information indicating the byte position at which said instruction is stored in said main storage; means for specifying a store address by a store instruction and second information indicating the byte position of the content in the main storage which is changed by a store operation; detection means for detecting that the content of the instruction fetched from said main storage to said instruction buffer has been changed in said main storage as a result of said store operation and that the execution of the instructions has proceeded to the instructions changed in said main storage, based on said fetch address, said execution instruction address, said first information, and store address and said second information; suppression means for suppressing operation of said prefetch means in response to the detection by said detection means that the content of the instruction fetched from said main storage to said instruction buffer has changed in said main storage as a result of said store operation; and invalidating means for invalidating the content of said instruction buffer in response to the detection by said detection means that the execution of the instruction has proceeded to the instruction changed in said main storage.
Claim 3
Dependent Claim
154 words
A data processing system according to claim 1 wherein said detection means includes holding means for holding said store address and said second information, first detection means for detecting that the content of the instruction fetched from said main storage to said instruction buffer has been changed in said main storage as a result of said store operation and second detection means for detecting that the execution of the instructions has proceeded to the changed instruction, and further including means for enabling said holding means to hold the store address by the store instruction and said second information each time said first detection means detects the changing of an instruction in said main storage, and said second detection means including means for detecting that said changed instruction is next to be executed based on said execution instruction address, said first information and the store address and the second information held in said holding means.
Claim 4
Dependent Claim
21 words
A data processing system according to claim 2 wherein said suppression means responds to the detection by said first detection means.
Claim 5
Dependent Claim
23 words
A data processing system according to claim 1 or 3 wherein said invalidating means responds to the detection by said second detection means.
Claim 6
Dependent Claim
78 words
A data processing means according to claim 2 wherein said detection means further includes third detection means for detecting that the next instruction to said store instruction has been changed in said main storage as a result of said store operation, based on said store address by said store instruction, said second information, said execution instruction address and said first instruction, said invalidating means responding to the detections by said second detection means and said third detection means.
Claim 7
Dependent Claim
56 words
A data processing system according to claim 2 or 5 further comprising bistable means which is set in response to the detection by said first detection means and reset in response to the invalidation of said instruction buffer, an output of said bistable means suppressing the instruction prefetch from said main storage to said instruction buffer.
Claim 8
Dependent Claim
70 words
A data processing system according to claim 6 further comprising selection means for selectively supplying either said instruction fetch address or the store address held in said holding means to said first detecting means, said selection means selecting said instruction fetch address when said bistable means is in a reset state and selecting the store address held in said holding means when said bistable means is in a set state.
Claim 9
Dependent Claim
24 words
A data processing system according to claim 6 wherein said second detection means is enabled when said bistable means is in the set state.
Claim 10
Dependent Claim
44 words
A data processing system according to claim 2, wherein said first detection means includes means for detecting the changing of an instruction in said main storage based on said instruction fetch address, said store address by the store instruction and said execution instruction address.
Claim 11
Dependent Claim
50 words
A data processing system according to claim 9, wherein said instruction buffer has the capacity to hold a plurality of instructions, and further including means responsive to the instruction fetch address generated by said prefetch means for fetching a plurality of instructions from said main memory to said instruction buffer.
Claim 12
Dependent Claim
76 words
A data processing system according to claim 9 or 10, wherein said first detection means further includes means responsive to detection of a change in an instruction in said main storage for detecting a further change in the instruction as a result of a further store operation on the basis of said instruction fetch address, said store address by the store instruction causing said further store operation and the store address held in said holding means.
Claim 13
Dependent Claim
50 words
A data processing system according to claim 1, wherein said instruction buffer has the capacity to hold a plurality of instructions, and further including means responsive to the instruction fetch address generated by said prefetch means for fetching a plurality of instructions from said main memory to said instruction buffer.
References Cited (Backward Citations)
US4040030A
Cited
US4050058A
Cited
US4042912A
Cited
US4044334A
Cited
US4179737A
Cited
US4245302A
Cited
US4298927A
Cited
US4371924A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-02-19 | 1988-08-20 | 1989-02-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-02-19 | 1992-08-20 | 1993-02-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-02-19 | 1996-08-20 | 1997-02-19 | $7700.00 | Window Closed / Lapsed |