US4498019A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Switching circuit with a time delay device
Assignee: Chemie und Filter GmbH Verfahrenstechnik KG
•
Filing: 1983-06-02
•
Granted: 1985-02-05
•
Expires: 2003-06-02
Abstract
Abstract A switching circuit with a time-delay device comprises a pulse generator, and a counter which receives pulses therefrom. The overflow output of the counter transmits a counter signal after receiving a predetermined number of pulses. The counter is provided with a holding circuit for maintaining the counter signal up to the time of resetting and renewed start of the counting operation. The resetting input of the counter receives a signal either by way of an inverter or directly. The overflow output of the counter is connected with the output of the time delay device, either directly to obtain a delayed start or by way of an inverter to obtain a delayed termination.
Inventors
- 👤 Hermann Berger
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 15:03
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/135
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
236 words
A switching circuit having a time delay device whose output signal actuates a load element with a delay relative to an input control signal arriving from input means, the time delay device comprising: a pulse generator, a pulse counter having a counter input which receives pulses from the pulse generator, the pulse counter further having an output which is arranged to transmit a counter output signal after the counter input receives a predetermined number of pulses, and the pulse counter also having a resetting input which receives the input control signal, a holding circuit for maintaining the counter output signal up to the time of resetting and renewed start of the counting operation, an inverting device for the input control signal, a signal inverter for the counter output signal, and a switch mode selection device arranged to assume first and second positions, the switch mode selection device including a first contact which connects the resetting input of the pulse counter with an output of the inverting device in the first position and, in the second position, connects the resetting input directly with the input means, the switch mode selection device further including a second contact which connects the output of the pulse counter directly with a control input of the load element in the first position and, in the second position, connects the output of the pulse counter with the control input through the signal inverter.
Claim 2
Dependent Claim
236 words
A switching circuit having a time delay device whose output signal actuates a load element with a delay relative to an input control signal arriving from input means, the time delay device comprising: a pulse generator, a pulse counter having a counter input which receives pulses from the pulse generator, the pulse counter further having an output which is arranged to transmit a counter output signal after the counter input receives a predetermined number of pulses, and the pulse counter also having a resetting input which receives the input control signal, a holding circuit for maintaining the counter output signal up to the time of resetting and renewed start of the counting operation, an inverting device for the input control signal, a signal inverter for the counter output signal, and a switch mode selection device arranged to assume first and second positions, the switch mode selection device including a first contact which connects the resetting input of the pulse counter with an output of the inverting device in the first position and, in the second position, connects the resetting input directly with the input means, the switch mode selection device further including a second contact which connects the output of the pulse counter directly with a control input of the load element in the first position and, in the second position, connects the output of the pulse counter with the control input through the signal inverter.
Claim 3
Dependent Claim
29 words
Switching circuit according to claim 1 wherein the holding circuit comprises a locking element which is controlled by the counter output signal and prevents the transmission of timing pulses.
Claim 4
Dependent Claim
42 words
Switching circuit according to claim 2, wherein the pulse generator comprises a NOR gate having a first input which is connected with the remaining parts of the pulse generator, and a second input which is connected with the output of the counter.
Claim 5
Dependent Claim
198 words
A switching circuit in which the switching function is controlled by an output signal of a time delay circuit, the output signal being delayed by a predetermined time interval relative to an input control signal, and the time delay circuit comprising: a pulse generator for generating a sequence of pulses at a predetermined rate, the pulse generator including first and second gates for shaping the pulses, a pulse counter for counting a predetermined number of pulses and thereupon generating a counter output signal, means for transmitting the shaped pulses to the pulse counter, means for transmitting the counter output signal to a control input of the switching circuit for controlling the switching function, means for transmitting the counter output signal to the first gate of the pulse generator so as to lock the pulse generator and prevent transmission of the shaped pulses to the pulse counter, input means for supplying the input control signal to the pulse counter, the input control signal having at least a first predetermined characteristic and a second predetermined characteristic, and means selectively insertable into the input means for changing the first predetermined characteristic of the input control signal into the second predetermined characteristic.
Claim 6
Dependent Claim
198 words
A switching circuit in which the switching function is controlled by an output signal of a time delay circuit, the output signal being delayed by a predetermined time interval relative to an input control signal, and the time delay circuit comprising: a pulse generator for generating a sequence of pulses at a predetermined rate, the pulse generator including first and second gates for shaping the pulses, a pulse counter for counting a predetermined number of pulses and thereupon generating a counter output signal, means for transmitting the shaped pulses to the pulse counter, means for transmitting the counter output signal to a control input of the switching circuit for controlling the switching function, means for transmitting the counter output signal to the first gate of the pulse generator so as to lock the pulse generator and prevent transmission of the shaped pulses to the pulse counter, input means for supplying the input control signal to the pulse counter, the input control signal having at least a first predetermined characteristic and a second predetermined characteristic, and means selectively insertable into the input means for changing the first predetermined characteristic of the input control signal into the second predetermined characteristic.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-02-05 | 1988-08-06 | 1989-02-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-02-05 | 1992-08-06 | 1993-02-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-02-05 | 1996-08-06 | 1997-02-05 | $7700.00 | Window Closed / Lapsed |