Patent US4495599A successfully refreshed from Google Patents.
US4495599A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logic state analyzer with sequential triggering and restart
Assignee: Agilent Technologies Inc
•
Filing: 1983-01-06
•
Granted: 1985-01-22
•
Expires: 2003-01-06
Abstract
Abstract A logic state analyzer monitors an ongoing succession of logic states occurring in a collection of n-many digital signals, and stores in a memory a set of logic states selected from the ongoing succession. A logic state is any one of the 2 n -1 possible patterns the n-many digital signals may exhibit. The memory is of some convenient fixed number of locations, and once the memory is filled the oldest stored logic states are overwritten as the newest logic states are stored. Various storage qualification criteria may be specified, in which case an individual logic state is not stored unless it meets those criteria. Upon recognition of a specified trigger condition in the succession of logic states the logic state analyzer stores an operator selectable number of additional logic states, after which the monitoring and storing of logic states ceases and the stored contents of the memory are displayed. The trigger condition may be the detection of a designated sequence of selected logic states. A sequence detector monitors the ongoing succession of logic states. To satisfy the sequence and thus meet the trigger condition the first logic state in the sequence must occur and be subsequently followed by the next logic state in the sequence, and so on, until all selected logic states in the designated sequence have occurred. It may also be required that each logic state in the sequence be detected a selected number of times before an occurrence of the next logic state in the sequence can contribute toward satisfaction of the sequence. A logic state may be designated as a restart state whose occurrence nullifies any partial satisfaction of the sequence and causes the process of sequence satisfaction to begin afresh.
Inventors
- 👤 George A. Haag
- 👤 O. Douglas Fogg
- 👤 Gordon A. Greenley
- 👤 Steve A. Shepard
- 👤 F. Duncan Terry
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 15:53
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/30; G06F11/34; G06F11/22; G06F11/2205
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
212 words
Apparatus for selecting, storing and displaying a set of logic states occurring in a collection of digital signals, the apparatus comprising: first control means for designating a selected sequence of logic states SS 1 , . . . , SS n ; second control means for designating a selected logic state as a trigger state; input means coupled to receive the collection of digital signals for performing signal conditioning thereon according to preselected thresholds to produce a collection of conditioned logic signals; sequence detection means coupled to at least the collection of conditioned logic signals and to the first and second control means for producing a trigger signal upon the occurrence of the trigger state subsequent to the occurrence of the state SS n , whose occurrence is in turn subsequent to its predecessor, and so on, subsequent to the occurrence of the state SS 1 , storage means coupled to at least the collection of conditioned logic signals and to the trigger signal for storing logic states occurring in the collection of conditioned logic signals until a preselected number of logic states have been stored subsequent to the occurrence of the trigger signal; and display means coupled to the storage means for displaying an indication of the logic states stored therein.
Claim 2
Dependent Claim
212 words
Apparatus for selecting, storing and displaying a set of logic states occurring in a collection of digital signals, the apparatus comprising: first control means for designating a selected sequence of logic states SS 1 , . . . , SS n ; second control means for designating a selected logic state as a trigger state; input means coupled to receive the collection of digital signals for performing signal conditioning thereon according to preselected thresholds to produce a collection of conditioned logic signals; sequence detection means coupled to at least the collection of conditioned logic signals and to the first and second control means for producing a trigger signal upon the occurrence of the trigger state subsequent to the occurrence of the state SS n , whose occurrence is in turn subsequent to its predecessor, and so on, subsequent to the occurrence of the state SS 1 , storage means coupled to at least the collection of conditioned logic signals and to the trigger signal for storing logic states occurring in the collection of conditioned logic signals until a preselected number of logic states have been stored subsequent to the occurrence of the trigger signal; and display means coupled to the storage means for displaying an indication of the logic states stored therein.
Claim 3
Dependent Claim
92 words
Apparatus as in claim 1 wherein the storage means has m-many locations and includes means for retaining the most recent m-many logic states stored therein by overwriting the least recently stored logic states therein once m-many logic states have been stored, and further comprising third control means for designating as an integer k in the range of o≦k≦m the preselected number recited in connection with the storage means, and wherein the storage means is responsive to the third control means by storing k-many logic states following the occurrence of the trigger signal.
Claim 4
Dependent Claim
73 words
Apparatus as in claim 1 further comprising third control means for designating a selected plurality of logic states as qualifier states, qualifier state detection means coupled to the third control means and to the collection of conditioned logic signals for producing a qualifier signal upon only an occurrence of any qualifier state, and wherein the storage means is responsive to the qualifier signal by storing only those logic states producing the qualifier signal.
Claim 5
Dependent Claim
91 words
Apparatus as in claim 1 wherein the first control means additionally includes means for designating one or more separate occurrence integers J 1 through J n respectively associated with the logic states SS 1 through SS n and wherein the sequence detection means is additionally responsive to the occurrence integers by requiring the logic state SS 1 to occur J 1 times, and so on, before the logic state SS n subsequently occurs J n times, in order to produce the trigger signal upon a subsequent occurrence of the trigger state.
Claim 6
Dependent Claim
87 words
Apparatus as in claim 1 further comprising third control means for designating a selected logic state as a restart state, restart state detection means coupled to the third control means and to the collection of conditioned logic signals for producing a restart signal upon the occurrence of the restart state, and wherein the sequence detection means is additionally responsive to the restart signal by nullifying any partial satisfaction of the sequence of logic states and requiring the sequence detection activity to begin afresh with SS 1 .
Claim 7
Independent Claim
161 words
A method of triggering logic state analysis apparatus that can be coupled to a collection of digital signals wherein logic states occur and that is of the type that collects a preselected number of those logic states subsequent to a triggering of the apparatus, the method comprising the steps of: entering into the logic state analysis apparatus a sequence of selected logic states; entering into the logic state analysis apparatus a selected logic state designated as a trigger state; detecting in the collection of digital signals at least an occurrence of the first logic state in the sequence, and only then detecting in the collection of digital signals a subsequent occurrence of the next logic state in the sequence, and so on until each logic state in the sequence has been detected; and only then triggering the logic state analysis apparatus upon detecting in the collection of digital signals a subsequent occurrence of the logic state designated as the trigger state.
Claim 8
Independent Claim
161 words
A method of triggering logic state analysis apparatus that can be coupled to a collection of digital signals wherein logic states occur and that is of the type that collects a preselected number of those logic states subsequent to a triggering of the apparatus, the method comprising the steps of: entering into the logic state analysis apparatus a sequence of selected logic states; entering into the logic state analysis apparatus a selected logic state designated as a trigger state; detecting in the collection of digital signals at least an occurrence of the first logic state in the sequence, and only then detecting in the collection of digital signals a subsequent occurrence of the next logic state in the sequence, and so on until each logic state in the sequence has been detected; and only then triggering the logic state analysis apparatus upon detecting in the collection of digital signals a subsequent occurrence of the logic state designated as the trigger state.
Claim 9
Dependent Claim
55 words
A method as in claim 6 further comprising the step of specifying that the detection in the collection of digital signals of a logic state in the sequence must occur at least n-many times before a subsequent occurrence in the collection of digital signals of the next logic state in the sequence can be detected.
Claim 10
Dependent Claim
65 words
A method as in claim 6 further comprising the steps of designating a selected logic state as a restart state, detecting in the collection of digital signals an occurrence of the restart state, and wherein upon such detection the step of detecting in the collection of digital signals the various selected logic states in the sequence thereof begins again with the first logic state therein.
References Cited (Backward Citations)
US3406387A
Cited
US3351917A
Cited
US3457552A
Cited
US3835455A
Cited
US4040025A
Cited
US4100532A
Cited
US4192966A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-01-22 | 1988-07-23 | 1989-01-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-01-22 | 1992-07-23 | 1993-01-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-01-22 | 1996-07-23 | 1997-01-22 | $7700.00 | Window Closed / Lapsed |