US4495564A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multi sub-channel adapter with single status/address register
Assignee: International Business Machines Corp
•
Filing: 1981-08-10
•
Granted: 1985-01-22
•
Expires: 2001-08-10
Abstract
Abstract An improved adapter for a programmed control unit arranged to be operated in facilitating I/O operations between one or more I/O devices and a CPU through a channel. The improved adapter includes a local store which store has a hardware register dedicated to store device status and the associated address in connection with test I/O commands. Thus, in accordance with the method of the invention on receiving a status request the improved adapter responds immediately with a response indicating that the information is not immediately available, for example, a busy response. The improved adapter initiates an interrupt to the program control unit to obtain the requested status information, which is then stored in dedicated hardware registers of the local store. On the next subsequent test I/O command to the same address, the improved adapter responds with the status as read from the dedicated hardware register. In another aspect the invention provides an improved adapter which includes communication path means, for example hardware registers, passing data to and from the channel and attached devices, and a further hardware register of sufficient capacity to store a status word and an associated address. The adapter also includes a bus for transferring a status word and associated address from the attached control unit in response to a channel received command to the further hardware register and, control circuitry which is responsive to a subsequent status request and command associated with the associated address, for placing the status word from the further hardware register on the channel. The adapter supports both host or control unit initiated I/O status transfers, i.e. both synchronous and asynchronous.
Inventors
- 👤 Wilburn D. Draper
- 👤 Melvin T. Laakso
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 08:15
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/126
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
201 words
A method for storing and presenting status information relative to a plurality of sub-channel devices in which the status information for each sub-channel is stored in a random access memory means, the total access time of which is a substantial significant time factor in response to a request for the status of one said plurality of sub-channel devices comprising the steps of: receiving a first status request for a particular device corresponding to a particular sub-channel from a communication channel connected to a requesting device, responding immediately with a response that indicates that the information requested is not immediately available and that the requesting device is to independently present the said first status request on said communication channel at a subsequent time, accessing the random access memory means location which contains the requested status information and transferring the said requested status to a single status storage register which serves all of said sub-channel devices, the access time of which is substantially shorter than the random access memory means, and providing the status stored in the said single status storage register upon the receipt of the said subsequent status request for the status of the aforementioned sub-channel via the said communication channel.
Claim 2
Independent Claim
201 words
A method for storing and presenting status information relative to a plurality of sub-channel devices in which the status information for each sub-channel is stored in a random access memory means, the total access time of which is a substantial significant time factor in response to a request for the status of one said plurality of sub-channel devices comprising the steps of: receiving a first status request for a particular device corresponding to a particular sub-channel from a communication channel connected to a requesting device, responding immediately with a response that indicates that the information requested is not immediately available and that the requesting device is to independently present the said first status request on said communication channel at a subsequent time, accessing the random access memory means location which contains the requested status information and transferring the said requested status to a single status storage register which serves all of said sub-channel devices, the access time of which is substantially shorter than the random access memory means, and providing the status stored in the said single status storage register upon the receipt of the said subsequent status request for the status of the aforementioned sub-channel via the said communication channel.
Claim 3
Dependent Claim
22 words
The method of claim 1 which includes the further steps of: storing, along with said status information, information respecting a sub-channel address.
Claim 4
Dependent Claim
76 words
The method of claim 1 in which said last step includes the further steps of: controlling an indicator to a distinctive condition to indicate the presence of said status information in said register, subsequently comparing an address associated with a TIO command with said stored sub-channel address if said indicator is in said distinctive condition, and supplying said stored status information to said channel in the event said associated address and said sub-channel address are identical.
Claim 5
Dependent Claim
23 words
The method of claim 3 which includes the further step of: controlling said indicator to another condition if said supplying step is performed.
Claim 6
Independent Claim
130 words
A method of transferring status information, asynchronously from a multi-sub-channel I/O control unit to a host via a channel comprising the steps of: accessing the status information attempting to transfer status information for a particular sub-channel via said channel to said host upon receiving a TIO command from said host for said status information, stacking said status information by storing the status information and the associated sub-channel address in a dedicated register in response to a refusal by said host to accept said information, and subsequently transferring said status information from said dedicated register to said host via said channel in response to a subsequently received TIO command having an associated address which is identical to the stored associated sub-channel address in the dedicated register issued from said host system.
Claim 7
Independent Claim
130 words
A method of transferring status information, asynchronously from a multi-sub-channel I/O control unit to a host via a channel comprising the steps of: accessing the status information attempting to transfer status information for a particular sub-channel via said channel to said host upon receiving a TIO command from said host for said status information, stacking said status information by storing the status information and the associated sub-channel address in a dedicated register in response to a refusal by said host to accept said information, and subsequently transferring said status information from said dedicated register to said host via said channel in response to a subsequently received TIO command having an associated address which is identical to the stored associated sub-channel address in the dedicated register issued from said host system.
Claim 8
Dependent Claim
49 words
The method of claim 5 in which said last named step comprises the steps of: comparing the sub-channel address associated with said subsequent TIO command to said associated sub-channel address stored in the register, and initiating said transferring of said status information in the event said addresses are identical.
Claim 9
Dependent Claim
179 words
In an channel adapter for interconnecting a channel and a I/O device control unit for controlling a plurality of I/O devices, said control unit including a random access memory means which includes at least one unique address for storing the status word for each I/O device and an associated device address, communication path means in said adapter for passing data to/from said channel and to/from said selected I/O devices via said control unit, a single hardware register located in said adapter of sufficient capacity to store a status word, and an associated device address, means for accessing and transferring a status word and an associated device address from said control unit random access memory means, in response to a received first status request command from said channel, to said single hardware register, and control means in said adapter responsive to a subsequently received first status request command associated with an associated address which is identical to the stored associated device address in the hardware register, for transmitting said status word stored in said single hardware register onto said channel.
Claim 10
Dependent Claim
179 words
In an channel adapter for interconnecting a channel and a I/O device control unit for controlling a plurality of I/O devices, said control unit including a random access memory means which includes at least one unique address for storing the status word for each I/O device and an associated device address, communication path means in said adapter for passing data to/from said channel and to/from said selected I/O devices via said control unit, a single hardware register located in said adapter of sufficient capacity to store a status word, and an associated device address, means for accessing and transferring a status word and an associated device address from said control unit random access memory means, in response to a received first status request command from said channel, to said single hardware register, and control means in said adapter responsive to a subsequently received first status request command associated with an associated address which is identical to the stored associated device address in the hardware register, for transmitting said status word stored in said single hardware register onto said channel.
Claim 11
Dependent Claim
116 words
The apparatus of claim 7 in which said control means includes: a first device set to a first condition on the transfer, from said control unit to said single hardware register, of said status word and associated address, comparator means, means coupling an address associated with a subsequently received first command to one input to said comparator means and for coupling said associated addresses to another input in response to receipt of the subsequently received command when the said first device is in said first condition, and means for transmitting the said status information from said single hardware register to said channel upon an output of said comparator means indicating a fixed relation between said addresses.
Claim 12
Dependent Claim
19 words
The apparatus of claim 8 in which said last named means further includes means to reset said first device.
Claim 13
Dependent Claim
12 words
The apparatus of claim 8 in which said fixed relation is equality.
References Cited (Backward Citations)
US3311889A
Cited
US3596256A
Cited
US3680054A
Cited
US3673576A
Cited
US3725864A
Cited
US3902162A
Cited
US3833888A
Cited
US3934232A
Cited
US4170038A
Cited
US3997896A
Cited
US4003033A
Cited
US4126897A
Cited
US4128883A
Cited
US4245300A
Cited
US4246637A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-01-22 | 1988-07-23 | 1989-01-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-01-22 | 1992-07-23 | 1993-01-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-01-22 | 1996-07-23 | 1997-01-22 | $7700.00 | Window Closed / Lapsed |