← Back to Patent Explorer
US4489103A Expired / Lapsed US ⏱️ 0.0 years remaining

SIPOS Deposition method

Assignee: Intersil Corp
•
Filing: 1983-09-16
•
Granted: 1984-12-18
•
Expires: 2003-09-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A plurality of wafers is serially disposed between a reactant gas inlet portion and an exhaust gas outlet portion of a deposition chamber. The reactant gas comprises a predetermined mixture of N 2 O and SiH 4 , and a positive, monotonically decreasing temperature gradient is provided between the wafer closest to the inlet portion to the wafer closest to the outlet portion, such that the thickness and resistivity of the deposited SIPOS (semi-insulating polycrystalline silicon) are substantially similar on each wafer.

Inventors

  • 👤 Alvin M. Goodman
  • 👤 Herman F. Gossenberger

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 06:23
CPC Classifications
C; C23; C23C; C23C16/00; C23C16/44; C23C16/46; H; H10; H10P; H10P14/00; H10P14/20; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/60

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 98 words
In a method for vapor depositing semi-insulating polycrystalline silicon on a plurality of wafers disposed within a deposition chamber, wherein the wafers are serially arranged between a reactant gas inlet portion and an exhaust gas outlet portion, and wherein the reactant gas comprises a predetermined mixture of N 2 O and SiH 4 , the improvement comprising: providing a positive, monotonically decreasing temperature gradient between the wafer closest to the inlet portion and the wafer closest to the outlet portion, such that the thickness and resistivity of the deposited semi-insulating polycrystalline silicon are substantially similar on each wafer.
Claim 2
Dependent Claim 98 words
In a method for vapor depositing semi-insulating polycrystalline silicon on a plurality of wafers disposed within a deposition chamber, wherein the wafers are serially arranged between a reactant gas inlet portion and an exhaust gas outlet portion, and wherein the reactant gas comprises a predetermined mixture of N 2 O and SiH 4 , the improvement comprising: providing a positive, monotonically decreasing temperature gradient between the wafer closest to the inlet portion and the wafer closest to the outlet portion, such that the thickness and resistivity of the deposited semi-insulating polycrystalline silicon are substantially similar on each wafer.
Claim 3
Dependent Claim 19 words
A method in accordance with claim 1 wherein said temperature gradient varies between approximately 640° C. and 670° C.
Claim 4
Dependent Claim 55 words
A method in accordance with claim 1 wherein said deposition chamber is surrounded by a plurality of heater elements which are arranged serially between the gas inlet portion and the gas outlet portion and wherein: the plurality of wafers is disposed in closer proximity to the gas inlet portion than to the gas outlet portion.
Claim 5
Dependent Claim 26 words
A method in accordance with claim 1 wherein the wafer closest to the outlet portion is located near the point of peak temperature within the chamber.

References Cited (Backward Citations)

US3900597A Cited
US4014037A Cited
US4388342A Cited
US4239811A Cited
US4371587A Cited
US4339471A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-12-18 1988-06-18 1988-12-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-12-18 1992-06-18 1992-12-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-12-18 1996-06-18 1996-12-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag