Patent US4485455A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4485455A Expired / Lapsed US ⏱️ 0.0 years remaining

Single-chip semiconductor unit and key input for variable function programmed system

Assignee: Texas Instruments Inc
•
Filing: 1982-03-18
•
Granted: 1984-11-27
•
Expires: 2002-03-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A variable function calculator utilizes a fixed program memory array such as a programmed read only memory in which a number of programs are stored depending upon the desired functions of the calculator. The calculator also includes a program counter, an instruction register, control decoders, jump-condition circuits, a clock generator, a timing generator, decoders, key input logic, a data storage array, an arithmetic logic unit, an output decoder, and a digit scanner which scans both the keyboard and display outputs. Aside from providing basic desk top calculator functions, the read only memory may be programmed so that the system provides metering functions, arithmetic teaching functions, control functions, etc. A preferred embodiment of the invention is capable of being fabricated as a monolithic integrated semiconductor system utilizing contemporary metal-insulator-semiconductor techniques.

Inventors

  • 👤 Gary W. Boone
  • 👤 Michael J. Cochran

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 06:57
CPC Classifications
G; G09; G09G; G09G3/00; G09G3/04; G06; G06F; G06F15/00; G06F15/02; G06F3/00; G06F3/14; G06F3/1407

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 267 words
An electronic system comprising an electronic processor device constructed as a single integrated semiconductor unit, and manual input means for entering information into the system; including: (a) addressable storage means in said unit for storing fixed program instructions to control the operation of the system; and addressable storage means comprising a read-only-memory programmed to provide one of a variety of different system functions due to the selection of the program instructions which are fixed in said read-only-memory; addressing means for said addressable storage means to address sequences of said program instructions; (b) control means in said unit coupled to said addressable storage means and responsive to said program instructions for generating control signals in accordance with said program instructions; (c) data memory means in said unit for storing in bit-parallel format a plurality of multi-bit words of coded information; (d) bit-parallel arithmetic-logic means in said unit coupled to said control means and to said data memory means for performing bit-parallel arithmetic and/or logic operations on said multi-bit words in accordance with said control signals to provide resulting answers; (e) the manual input means inlcuding a plurality of key means external to the semiconductor unit and coupled to an input of said unit; and (f) said semiconductor unit including key-responsive means coupled to said input of said unit and also receiving control signals from said control means in accordance with certain program instructions for sequentially detecting the state of each key means and said addressing means responding to operation of said key-responsive means to alter the sequence of program instructions when one of the key means is activated.
Claim 2
Dependent Claim 267 words
An electronic system comprising an electronic processor device constructed as a single integrated semiconductor unit, and manual input means for entering information into the system; including: (a) addressable storage means in said unit for storing fixed program instructions to control the operation of the system; and addressable storage means comprising a read-only-memory programmed to provide one of a variety of different system functions due to the selection of the program instructions which are fixed in said read-only-memory; addressing means for said addressable storage means to address sequences of said program instructions; (b) control means in said unit coupled to said addressable storage means and responsive to said program instructions for generating control signals in accordance with said program instructions; (c) data memory means in said unit for storing in bit-parallel format a plurality of multi-bit words of coded information; (d) bit-parallel arithmetic-logic means in said unit coupled to said control means and to said data memory means for performing bit-parallel arithmetic and/or logic operations on said multi-bit words in accordance with said control signals to provide resulting answers; (e) the manual input means inlcuding a plurality of key means external to the semiconductor unit and coupled to an input of said unit; and (f) said semiconductor unit including key-responsive means coupled to said input of said unit and also receiving control signals from said control means in accordance with certain program instructions for sequentially detecting the state of each key means and said addressing means responding to operation of said key-responsive means to alter the sequence of program instructions when one of the key means is activated.
Claim 3
Dependent Claim 46 words
A system according to claim 1 wherein the data memory means is an array of rows and columns of read/write semiconductor memory cells, and includes addressing means receiving control signals from the control means and selecting particular rows and columns for coupling to the arithmetic-logic means.
Claim 4
Dependent Claim 42 words
A system according to claim 1 wherein said control means includes semiconductor logic array means programmed in a fixed manner in manufacture to provide one of a variety of different system functions by selection of such programming of the logic array means.
Claim 5
Dependent Claim 56 words
A system according to claim 1 wherein the manual input means includes a keyboard having keyboard input terminals and keyboard output terminals for the plurality of key means; and said keyboard input terminals being connected to output means for the semiconductor unit; and said keyboard output terminals being connected to said input of said semiconductor unit.
Claim 6
Dependent Claim 55 words
A system according to claim 4 wherein the semiconductor unit includes signal generator means which activate said keyboard input terminals for the key means by way of said output means for the semiconductor unit, in a scan sequence; said key-responsive means detecting voltage on said keyboard output terminals to detect the state of key means.
Claim 7
Dependent Claim 39 words
A system according to claim 1 wherein said semiconductor unit has a plurality of output terminals,, and wherein the manual input means includes means coupling said output terminals to the key means to apply voltages to the key means.
Claim 8
Dependent Claim 286 words
A programmed system employing an integrated semiconductor unit, and employing manual input means for entering information into the system; comprising: (a) addressable storage means for storing fixed program instructions to control the operation of the system; said addressable storage means comprising a read-only-memory programmed to provide one of a variety of different system functions due to the selection of the program instructions which are fixed in said read-only-memory; (b) addressing means in said unit and means coupling an output of said addressing means to an input of said addressable storage means to address sequences of said program instructions; (c) control means in said unit, and means coupling an input of said control means to an output of said addressable storage means to receive said addressed sequences of program instructions for generating control signals in response to said program instructions; (d) data memory means in said unit for storing in bit-parallel format a plurality of multi-bit words of information; (e) bit-parallel arithmetic-logic means in said unit coupled to said control means and to said data memory means for performing bit-parallel arithmetic and/or logic operations on said multi-bit words in accordance with said control signals to provide resulting answers; (f) the manual input means inlcuding a plurality of key means external to the semiconductor unit and coupled to input of said semiconductor unit; and (g) said semiconductor unit including key-responsive means coupled to said input of said semiconductor unit and also receiving control signals from said control means in accordance with certain program instructions for sequentially detecting the state of each key means; said addressing means responding to operation of said key-responsive means to alter the sequences of program instructions when one of the key means is activated.
Claim 9
Dependent Claim 286 words
A programmed system employing an integrated semiconductor unit, and employing manual input means for entering information into the system; comprising: (a) addressable storage means for storing fixed program instructions to control the operation of the system; said addressable storage means comprising a read-only-memory programmed to provide one of a variety of different system functions due to the selection of the program instructions which are fixed in said read-only-memory; (b) addressing means in said unit and means coupling an output of said addressing means to an input of said addressable storage means to address sequences of said program instructions; (c) control means in said unit, and means coupling an input of said control means to an output of said addressable storage means to receive said addressed sequences of program instructions for generating control signals in response to said program instructions; (d) data memory means in said unit for storing in bit-parallel format a plurality of multi-bit words of information; (e) bit-parallel arithmetic-logic means in said unit coupled to said control means and to said data memory means for performing bit-parallel arithmetic and/or logic operations on said multi-bit words in accordance with said control signals to provide resulting answers; (f) the manual input means inlcuding a plurality of key means external to the semiconductor unit and coupled to input of said semiconductor unit; and (g) said semiconductor unit including key-responsive means coupled to said input of said semiconductor unit and also receiving control signals from said control means in accordance with certain program instructions for sequentially detecting the state of each key means; said addressing means responding to operation of said key-responsive means to alter the sequences of program instructions when one of the key means is activated.
Claim 10
Dependent Claim 55 words
A system according to claim 7 wherein the manual input means includes a keyboard having keyboard input terminals and keyboard output terminals for the plurality of key means; said keyboard input terminals being connected to output means for the semiconductor unit; and said keyboard output terminals being connected to said input of said semiconductor unit.
Claim 11
Dependent Claim 55 words
A system according to claim 8 wherein the semiconductor unit includes signal generator means which activates said keyboard input terminals for the key means by way of said output means for the semiconductor unit, in a scan sequence; said key-responsive means detecting voltage on said keyboard output terminals to detect the state of key means.
Claim 12
Dependent Claim 39 words
A system according to claim 7 wherein said semiconductor unit has a plurality of output terminals, and wherein the manual input means includes means coupling said output terminals to the key means to apply voltages to the key means.

References Cited (Backward Citations)

US3036773A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-11-27 1988-05-28 1988-11-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-11-27 1992-05-28 1992-11-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-11-27 1996-05-28 1996-11-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag