US4481628A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for testing dynamic noise immunity of digital integrated circuits
Assignee: Bull HN Information Systems Italia SpA
•
Filing: 1982-09-24
•
Granted: 1984-11-06
•
Expires: 2002-09-24
Abstract
Abstract Apparatus for testing dynamic noise immunity of digital integrated circuits wherein noise pulses of predetermined duration and amplitude are applied to the inputs of an integrated circuit under test. The tested circuit outputs which normally are at logic level 0 are connected to the inputs of a first group of control logic gates, while the tested circuit outputs which normally are at logic level 1 are connected to the inputs of a second group of control logic gates. The outputs of such groups feed a fault detection circuit. The input voltage thresholds of control logic gates is adjusted by suitable circuits so as to check the dynamic noise immunity of the integrated circuit under test for a predetermined logic swing.
Inventors
- 👤 Rossano Pasquinelli
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 09:50
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/001; G01R31/002; G01R29/00; G01R29/26
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
184 words
Apparatus for testing dynamic noise immunity of digital integrated circuits comprising: a generator of noise pulses of predetermined duration and amplitude, said pulses being applied to inputs of an integrated circuit under test; control logic means having inputs connected to outputs of said integrated circuit under test; and a fault detection means having inputs connected to outputs of said control logic means, said detection means displaying at least one of two possible working states of said integrated circuit under test; wherein said control logic comprises: a first group of logic gates having inputs connected to first outputs of said integrated circuit under test, said first outputs being normally at logic level 0; a second group of logic gates having inputs connected to second outputs of said integrated circuit under test, said second outputs being normally at logic level 1; and a circuit means coupled to said first and second group of logic gates and able to vary the input voltage thresholds of said first and second group of logic gates so as to fix a predetermined output logic swing for said circuit under test.
Claim 2
Dependent Claim
184 words
Apparatus for testing dynamic noise immunity of digital integrated circuits comprising: a generator of noise pulses of predetermined duration and amplitude, said pulses being applied to inputs of an integrated circuit under test; control logic means having inputs connected to outputs of said integrated circuit under test; and a fault detection means having inputs connected to outputs of said control logic means, said detection means displaying at least one of two possible working states of said integrated circuit under test; wherein said control logic comprises: a first group of logic gates having inputs connected to first outputs of said integrated circuit under test, said first outputs being normally at logic level 0; a second group of logic gates having inputs connected to second outputs of said integrated circuit under test, said second outputs being normally at logic level 1; and a circuit means coupled to said first and second group of logic gates and able to vary the input voltage thresholds of said first and second group of logic gates so as to fix a predetermined output logic swing for said circuit under test.
Claim 3
Dependent Claim
37 words
Apparatus as claimed in claim 1 wherein the variation of said voltage thresholds is obtained through said circuit means by varying the ground potential of an integrated circuit embodying said first and second group of logic gates.
Claim 4
Dependent Claim
14 words
Apparatus as claimed in claim 2 wherein said circuit means comprises variable voltage dividers.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-11-06 | 1988-05-07 | 1988-11-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-11-06 | 1992-05-07 | 1992-11-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-11-06 | 1996-05-07 | 1996-11-06 | $7700.00 | Window Closed / Lapsed |