← Back to Patent Explorer
US4478655A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for manufacturing semiconductor device

Assignee: Toshiba Corp
•
Filing: 1982-09-30
•
Granted: 1984-10-23
•
Expires: 2002-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention provides a method for manufacturing a semiconductor device, having the steps of: forming a first mask pattern on a semiconductor layer through an SiO 2 film; forming a thin layer on at least side surfaces of the first mask pattern; selectively forming a second mask pattern on an SiO 2 film portion located between the thin layer portions formed on the side surface of the first mask pattern; selectively etching the thin layer portions formed on the at least side surfaces of the first mask pattern, and the SiO 2 film portions under the thin layer portions formed on the side surfaces of the first mask pattern, using the first and second mask patterns; selectively etching an exposed portion of the semiconductor layer to form a trench; and forming an element isolation region by burying an insulating material in the trench.

Inventors

  • 👤 Yoshihide Nagakubo
  • 👤 Hiroshi Momose

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 14:48
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10D; H10D62/00; H10D62/80; H10D62/83; H10D62/834; H10W10/041; H10W10/10; H10W10/17; H10W10/40

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 287 words
A method for manufacturing a semiconductor device, comprising the steps of: forming a SiO 2 film on a semiconductor layer; laying down a first mask pattern on said SiO 2 film; using said first mask pattern, ion-implanting in said semiconductor layer an impurity of the conductivity type opposite to that of said semiconductor layer to form an ion injection layer of a conductivity type opposite to that of said semiconductor layer buried in said semiconductor layer; forming a thin layer on at least the side surfaces of said first mask pattern; selectively forming a second mask pattern on the portion of said SiO 2 film located between, and abutting, portions of said thin layer formed on said side surfaces of said first mask pattern, the material of said thin layer being different from the materials of said first and second mask patterns; selectively etching said portions of said thin layer formed on at least said side surfaces of said first mask pattern and said SiO 2 film under said latter portions and lying between said first and second mask patterns to expose said semiconductor layer; selectively etching the exposed portion of said semiconductor layer to form a trench substantially surrounding the implanted ions; forming an element isolation region by burying an insulating material in said trench; annealing said semiconductor layer to diffuse said impurity from said ion injection layer and thereby forming a well region of a conductivity type opposite to that of said semiconductor layer self-aligned with, and having a depth smaller than the depth of, said element isolation region in that portion of said semiconductor layer isolated by said element region; forming an electronic element on said well region; and wiring said element for connection.
Claim 2
Independent Claim 287 words
A method for manufacturing a semiconductor device, comprising the steps of: forming a SiO 2 film on a semiconductor layer; laying down a first mask pattern on said SiO 2 film; using said first mask pattern, ion-implanting in said semiconductor layer an impurity of the conductivity type opposite to that of said semiconductor layer to form an ion injection layer of a conductivity type opposite to that of said semiconductor layer buried in said semiconductor layer; forming a thin layer on at least the side surfaces of said first mask pattern; selectively forming a second mask pattern on the portion of said SiO 2 film located between, and abutting, portions of said thin layer formed on said side surfaces of said first mask pattern, the material of said thin layer being different from the materials of said first and second mask patterns; selectively etching said portions of said thin layer formed on at least said side surfaces of said first mask pattern and said SiO 2 film under said latter portions and lying between said first and second mask patterns to expose said semiconductor layer; selectively etching the exposed portion of said semiconductor layer to form a trench substantially surrounding the implanted ions; forming an element isolation region by burying an insulating material in said trench; annealing said semiconductor layer to diffuse said impurity from said ion injection layer and thereby forming a well region of a conductivity type opposite to that of said semiconductor layer self-aligned with, and having a depth smaller than the depth of, said element isolation region in that portion of said semiconductor layer isolated by said element region; forming an electronic element on said well region; and wiring said element for connection.
Claim 3
Dependent Claim 14 words
A method according to claim 1, wherein said semiconductor layer is a semiconductor substrate.
Claim 4
Dependent Claim 32 words
A method according to claim 1, wherein said semiconductor layer is an epitaxial layer which is formed on a semiconductor substrate of the conductivity type same as that of said epitaxial layer.
Claim 5
Dependent Claim 19 words
A method according to claim 1, wherein said semiconductor layer is an epitaxial layer formed on an insulating substrate.
Claim 6
Dependent Claim 29 words
A method according to claim 1, wherein said first mask pattern comprises polycrystalline silicon, said thin layer comprises SiO 2 , and said second mask pattern comprises a photoresist.
Claim 7
Dependent Claim 31 words
A method according to claim 1, wherein said first mask pattern comprises polycrystalline silicon, said thin layer comprises Si 3 N 4 , and said second mask pattern comprises a photoresist.
Claim 8
Dependent Claim 29 words
A method according to claim 1, wherein said first mask pattern comprises SiO 2 , said thin layer comprises polycrystalline silicon, and said second mask pattern comprises a photoresist.
Claim 9
Dependent Claim 32 words
A method according to claim 1, wherein said first mask pattern comprises SiO 2 , said thin layer comprises polycrystalline silicon, and said second mask pattern comprises Si 3 N 4 .
Claim 10
Dependent Claim 37 words
A method according to claim 1, wherein said first mask pattern which comprises polycrystalline silicon is thermally oxidized to form said thin layer of SiO 2 on at least said side surfaces of said first mask pattern.
Claim 11
Dependent Claim 30 words
A method according to claim 1, wherein said second mask pattern is formed by forming a photoresist film to cover the entire surface and by etching back said photoresist film.
Claim 12
Dependent Claim 32 words
A method according to claim 2 or 3, wherein after said trench is formed, a carrier killer layer is formed in a bottom of said trench in said semiconductor layer by ion-implantation.
Claim 13
Dependent Claim 28 words
A method according to claim 11, wherein said carrier killer layer is formed by ion-implanting a material selected from the group consisting of an oxide, carbon and gold.
Claim 14
Dependent Claim 20 words
A method according to claim 1, wherein said element isolation region is formed by burying SiO 2 in said trench.
Claim 15
Dependent Claim 25 words
A method according to claim 1, wherein said element isolation region is formed by burying polycrystalline silicon in said trench through an SiO 2 film.
Claim 16
Dependent Claim 22 words
A method according to claim 4, wherein a bottom of said element isolation region reaches the top surface of said insulating substrate.
Claim 17
Dependent Claim 33 words
A method according to claim 3, including the step of burying a layer of the same conductivity type as said epitaxial layer in the surfaces of said semiconductor substrate and said epitaxial layer.
Claim 18
Dependent Claim 37 words
A method according to claim 5 wherein said first mask pattern which comprises polycrystalline silicon is thermally oxidized to form said thin layer of SiO 2 on at least said side surfaces of said first mask pattern.
Claim 19
Dependent Claim 34 words
A method according to claim 5 wherein said second mask pattern is formed by applying a photoresist film to cover the entire surface of said substrate layer and by etching back said photoresist film.
Claim 20
Dependent Claim 34 words
A method according to claim 6 wherein said second mask pattern is formed by applying a photoresist film to cover the entire surface of said substrate layer and by etching back said photoresist film.
Claim 21
Dependent Claim 34 words
A method according to claim 7 wherein said second mask pattern is formed by applying a photoresist film to cover the entire surface of said substrate layer and by etching back said photoresist film.

References Cited (Backward Citations)

US3859127A Cited
US4234362A Cited
US4272308A Cited
US4274909A Cited
US4390393A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-10-23 1988-04-23 1988-10-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-10-23 1992-04-23 1992-10-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-10-23 1996-04-23 1996-10-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag