Patent US4477834A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4477834A Expired / Lapsed US ⏱️ 0.0 years remaining

Scan conversion circuit

Assignee: BAE Systems Electronics Ltd
•
Filing: 1982-05-21
•
Granted: 1984-10-16
•
Expires: 2002-05-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A scan conversion circuit for a thermal imager device in which a field is scanned by a parallel-series array of infra-red detectors swept broadside over the field to produce a band of parallel I.R. signals. The signals from the array of detectors are sampled at high speed in a pattern which traces each parallel line of detectors in turn. A C.R.T. is scanned in a similar pattern, the pattern being repeated at high speed with successive lateral displacements corresponding to the rate at which the I.R. array sweeps the field.

Inventors

  • 👤 David A. Beaumont
  • 👤 Michael A. King

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 09:35
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/02; H04N3/08; H04N3/09; H04N23/00; H04N23/20; H04N23/23

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 194 words
A scan conversion circuit for generating scanning signals for a cathode ray tube (C.R.T.) display from timing information and output signals generated by a two-dimensional array of detector elements scanned over a field of view in a serial parallel mode, said scan conversion circuit comprising: (a) a timing generator for receiving timing information from said scanned array, (b) a serial (X)-deflection circuit linked to said timing generator for supplying an X-deflection signal to said C.R.T. display, (c) a parallel (Y)-deflection circuit linked to said timing generator for supplying a Y-deflection signal to said C.R.T. display, and (d) means synchronized by said timing generator for supplying a brightness modulation signal to said C.R.T. display, (I) wherein said serial (X)-deflection circuit comprises means for generating a repeating waveform, (i) which waveform oscillates about a steadily increasing mean value, and (II) said parallel (Y)-deflection circuit comprises means for generating a substantially triangular stepped waveform, (i) having at least two periods per repeating unit of said repeating waveform for producing a scan pattern which is a high-speed trace of the pattern of said detector element array repeated a multiplicity of times within each serial scan of said array.
Claim 2
Dependent Claim 194 words
A scan conversion circuit for generating scanning signals for a cathode ray tube (C.R.T.) display from timing information and output signals generated by a two-dimensional array of detector elements scanned over a field of view in a serial parallel mode, said scan conversion circuit comprising: (a) a timing generator for receiving timing information from said scanned array, (b) a serial (X)-deflection circuit linked to said timing generator for supplying an X-deflection signal to said C.R.T. display, (c) a parallel (Y)-deflection circuit linked to said timing generator for supplying a Y-deflection signal to said C.R.T. display, and (d) means synchronized by said timing generator for supplying a brightness modulation signal to said C.R.T. display, (I) wherein said serial (X)-deflection circuit comprises means for generating a repeating waveform, (i) which waveform oscillates about a steadily increasing mean value, and (II) said parallel (Y)-deflection circuit comprises means for generating a substantially triangular stepped waveform, (i) having at least two periods per repeating unit of said repeating waveform for producing a scan pattern which is a high-speed trace of the pattern of said detector element array repeated a multiplicity of times within each serial scan of said array.
Claim 3
Dependent Claim 78 words
A scan conversion circuit according to claim 1, wherein the difference in level between the beginning and end of each said repeating unit of said repeating waveform generated by said serial (X)-deflection circuit is a small fraction of the difference between the maximum and minimum levels of each said repeating unit such that each successive serial displacement of said scanning pattern is a fraction of the distance in the X direction between adjacent rows of said detector elements.
Claim 4
Dependent Claim 37 words
A scan conversion circuit according to claim 2, wherein the peaks and troughs of successive periods of said substantially triangular stepped waveform alter in level by an amount sufficient to generate line interlacing in said scanning pattern.
Claim 5
Dependent Claim 23 words
A scan conversion circuit according to claim 1, wherein said serial (X) and parallel (Y)-deflection circuits incorporate digital means for generating said waveforms.
Claim 6
Dependent Claim 46 words
A scan conversion circuit according to claim 1, wherein said parallel (Y)-deflection circuit incorporates means for incrementing the Y deflection at the end of each sweep across said field of view so as to generate a plurality of adjacent swathes which cover the entire C.R.T. field.
Claim 7
Dependent Claim 196 words
An image converter for producing a C.R.T. raster scan signals representative of a field of view, said converter comprising: (a) an array of optical detector elements, (b) means for scanning an object field with said array in a parallel-serial mode, (c) a scan conversion circuit, said circuit comprising: (d) a timing generator for receiving timing information from said scanned array, (e) a serial (X)-deflection circuit linked to said timing generator, for supplying an X-deflection signal to said C.R.T. display, (f) a parallel (Y)-deflection circuit linked to said timing generator for supplying a Y-deflection signal to said C.R.T. display, (g) means synchronized by said timing generator for supplying a brightness modulation signal to said C.R.T. display, (h) wherein said serial (X)-deflection circuit comprises means for generating a repeating waveform, (i) which waveform oscillates about a steadily increasing mean value, and (j) said parallel (Y)-deflection circuit comprises means for generating a substantially triangular stepped waveform (i) having at least two periods per repeating unit of said repeating waveform for producing a scan pattern which is a high-speed trace of the pattern of said detector element array repeated a multiplicity of times within each serial scan of said array.
Claim 8
Dependent Claim 196 words
An image converter for producing a C.R.T. raster scan signals representative of a field of view, said converter comprising: (a) an array of optical detector elements, (b) means for scanning an object field with said array in a parallel-serial mode, (c) a scan conversion circuit, said circuit comprising: (d) a timing generator for receiving timing information from said scanned array, (e) a serial (X)-deflection circuit linked to said timing generator, for supplying an X-deflection signal to said C.R.T. display, (f) a parallel (Y)-deflection circuit linked to said timing generator for supplying a Y-deflection signal to said C.R.T. display, (g) means synchronized by said timing generator for supplying a brightness modulation signal to said C.R.T. display, (h) wherein said serial (X)-deflection circuit comprises means for generating a repeating waveform, (i) which waveform oscillates about a steadily increasing mean value, and (j) said parallel (Y)-deflection circuit comprises means for generating a substantially triangular stepped waveform (i) having at least two periods per repeating unit of said repeating waveform for producing a scan pattern which is a high-speed trace of the pattern of said detector element array repeated a multiplicity of times within each serial scan of said array.
Claim 9
Dependent Claim 24 words
An image converter according to claim 6, further comprising an electrostatic C.R.T. converted to said scan conversion circuit to display said field of view.
Claim 10
Dependent Claim 16 words
An image converter according to claim 6, wherein said detector elements are sensitive to infra-red radiation.

References Cited (Backward Citations)

FR1394825A Cited
US4158137A Cited
US4399464A Cited
US4403148A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-10-16 1988-04-16 1988-10-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-10-16 1992-04-16 1992-10-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-10-16 1996-04-16 1996-10-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag