Modular structure for multistage PCM switching network

Claim 2

A PCM switching network with at least five cascaded stages forming part of an automatic exchange of a telecommunication system, comprising: a set of integrated outer modular units each including a first-stage switching matrix with inputs connected to incoming PCM lines and a last-stage switching matrix with outputs connected to outgoing PCM lines; a set of integrated inner modular units each including a second-stage switching matrix with inputs connected to outputs of a plurality of first-stage switching matrices and a penultimate-stage switching matrix with outputs connected to inputs of a plurality of last-stage switching matrices; a set of integrated central modular units each including at least one middle-stage switching matrix having inputs linked to outputs of a plurality of second-stage switching matrices and having outputs linked to inputs of a plurality of penultimate-stage switching matrices; ancillary circuitry in each modular unit connected to input and output ends thereof for checking the performance of their respective switching matrices; and a multiplicity of base-level microprocessors, one for each modular unit, controlling the operation of said switching matrices in response to routing instructions from a higher-level controller, said base-level microprocessors being connected to the associated switching matrices and being further connected to said ancillary circuitry for detecting operational errors; said ancillary circuitry comprising an upstream sampler and a downstream sampler for each switching matrix, said base-level microprocessors being provided with comparison means for detecting disparities between bit combinations respectively extracted by said upstream and downstream samplers, each upstream sampler having inputs directly connected to the inputs of the associated switching matrix, each downstream sampler having inputs at least indirectly connected to the outputs of the associated matrix.

Claim 3

A network as defined in claim 1 wherein said ancillary circuitry further comprises transceivers connected to the inputs of switching matrices of subsequent stages for feeding back bit combinations, identical with those extracted by the associated upstream samplers, to downstream samplers of preceding stages whereby transmission errors arising in interstage connections are detectable by said comparison means.

Claim 4

A network as defined in claim 2 wherein said transceivers include an output transceiver immediately downstream of each preceding switching matrix and an input transceiver immediately upstream of each subsequent switching matrix, said input and output transceivers being integrated with their associated switching matrices in the respective modular units.

Claim 5

A network as defined in claim 3 wherein each input transceiver receiving signals of an incoming PCM line from a preceding switching matrix via a transmission path including the corresponding output transceiver feeds back said signals via a return path different from said transmission path.

Claim 6

A network as defined in claim 4 wherein said return path passes through the corresponding output transceiver and coincides with a transmission path for signals from a switching matrix paired with said preceding switching matrix on a common modular unit.

Claim 7

A network as defined in claim 4 wherein said return path bypasses the corresponding output transceiver and includes a separate feedback transceiver.

Claim 8

A network as defined in claim 1 wherein said transceivers include a first input/output transceiver in each outer modular unit, a second and a third input/output transceiver in each inner modular unit and a fourth input/output transceiver in each central modular unit, said first input/output transceiver connecting the outputs of the associated first-stage switching matrix to inputs of respective second-stage switching matrices via the associated second input/output transceivers by way of intervening first two-way links, said third input/output transceiver connecting the outputs of the associated second-stage switching matrix to inputs of respective middle-stage switching matrices via the associated fourth input/output transceivers by way of intervening second two-way links, the outputs of each middle-stage switching matrix being connected via the associated fourth input/output transceiver and said second two-way links to inputs of respective penultimate-stage switching matrices through the intermediary of the third input/output transceivers of the corresponding inner modular units, the outputs of each penultimate-stage switching matrix being connected via the second input/output transceivers of the corresponding inner modular units to inputs of respective last-stage switching matrices through the intermediary of said first two-way links and the first input/output transceivers of the corresponding outer modular units.

Claim 9

A network as defined in claim 7 wherein said transceivers further include a first feedback transceiver in each of said outer modular units, a second feedback transceiver in each of said inner modular units, a third feedback transceiver in each of said central modular units, and a fourth feedback transceiver in each of said inner modular units, the inputs of each second-stage switching matrix being connected to downstream samplers associated with respective first-stage switching matrices via loops including the fourth feedback transceiver of the corresponding inner modular unit and the first feedback transceivers of the corresponding outer modular units together with intervening first bidirectional links, the inputs of each middle-stage switching matrix being connected to downstream samplers associated with respective second-stage switching matrices via loops including the third feedback transceiver of the corresponding central modular unit and the second feedback transceivers of the corresponding inner modular units together with intervening second bidirectional links, the inputs of each penultimate-stage switching matrix being connected to downstream samplers associated with respective middle-stage switching matrices via loops including the second feedback transceiver of the corresponding inner modular unit and the third feedback transceivers of the corresponding central modular units together with the intervening second bidirectional links, the inputs of each last-stage switching matrix being connected to downstream samplers associated with respective penultimate-stage switching matrices via loops including the first feedback transceiver of the corresponding outer modular unit and the fourth feedback transceivers of the corresponding inner modular units together with the intervening first bidirectional links.

Claim 10

A network as defined in claims 2, 3, 4, 5, 6, 7 or 8 wherein each of said transceivers is provided with unidirectional inputs, unidirectional outputs, and bidirectional connections joined to said inputs and outputs thereof by amplifier means canceling on said unidirectional outputs any signal fed from said unidirectional inputs to said bidirectional connections.

Claim 11

A PCM switching network forming part of an automatic exchange of a telecommunication system, comprising: a pair of switching matrices with inputs connected to incoming PCM lines and with outputs connected to outgoing PCM lines; an upstream sampler having inputs connected to those of said switching matrices; a first and a second transceiver inserted in cascade between the outputs of said switching matrices and said outgoing PCM lines, said second transceiver having feedback loops for picking up echoes of outgoing bit combinations received from one of said switching matrices via signal paths traversing said first transceiver and returning said echoes to inputs of said second transceiver included in signal paths extending from the other of said switching matrices; a downstream sampler with inputs connected to outputs of said second transceiver carrying echoes separated from outgoing bit combinations and returned to inputs of said second transceiver by said feedback loops; and comparison means connected to said upstream and downstream samplers for detecting disparities between bit combinations entering either of said switching matrices and corresponding echoes appearing on outputs of said second transceiver.

Claim 12

A PCM switching network forming part of an automatic exchange of a telecommunication system, comprising: a pair of switching matrices with inputs connected to incoming PCM lines and with outputs connected to outgoing PCM lines; an upstream sampler having inputs connected to those of said switching matrices; a first and a second transceiver inserted in cascade between the outputs of said switching matrices and said outgoing PCM lines, said second transceiver having feedback loops for picking up echoes of outgoing bit combinations received from one of said switching matrices via signal paths traversing said first transceiver and returning said echoes to inputs of said second transceiver included in signal paths extending from the other of said switching matrices; a downstream sampler with inputs connected to outputs of said second transceiver carrying echoes separated from outgoing bit combinations and returned to inputs of said second transceiver by said feedback loops; and comparison means connected to said upstream and downstream samplers for detecting disparities between bit combinations entering either of said switching matrices and corresponding echoes appearing on outputs of said second transceiver.

Claim 13

A PCM switching network with a plurality of cascaded stages forming part of an automatic exchange of a telecommunication system, comprising: a first-stage switching matrix with inputs connected to incoming PCM lines; a first-stage transceiver with unidirectional inputs connected to respective outputs of said first-stage switching matrix, said first-stage transceiver further having unidirectional outputs and bidirectional connections joined to said unidirectional inputs and outputs by amplifier means canceling on said unidirectional outputs any signal fed from said unidirectional inputs to said bidirectional connections; a middle-stage transceiver substantially identical with said first-stage transceiver and linked therewith via said bidirectional connections; a middle-stage switching matrix having inputs connected to respective unidirectional outputs of said middle-stage transceiver and having outputs connected to respective unidirectional inputs of said middle-stage transceiver; and a last-stage switching matrix having inputs connected to respective unidirectional outputs of said first-stage transceiver, said last-stage matrix having outputs connected to outgoing PCM lines.

Claim 14

A PCM switching network with a plurality of cascaded stages forming part of an automatic exchange of a telecommunication system, comprising: a first-stage switching matrix with inputs connected to incoming PCM lines; a first-stage transceiver with unidirectional inputs connected to respective outputs of said first-stage switching matrix, said first-stage transceiver further having unidirectional outputs and bidirectional connections joined to said unidirectional inputs and outputs by amplifier means canceling on said unidirectional outputs any signal fed from said unidirectional inputs to said bidirectional connections; a middle-stage transceiver substantially identical with said first-stage transceiver and linked therewith via said bidirectional connections; a middle-stage switching matrix having inputs connected to respective unidirectional outputs of said middle-stage transceiver and having outputs connected to respective unidirectional inputs of said middle-stage transceiver; and a last-stage switching matrix having inputs connected to respective unidirectional outputs of said first-stage transceiver, said last-stage matrix having outputs connected to outgoing PCM lines.

Claim 15

A PCM switching network with at least five cascaded stages forming part of an automatic exchange of a telecommunication system, comprising: a set of integrated outer modular units each including a first-stage switching matrix with inputs connected to incoming PCM lines and a last-stage switching matrix with outputs connected to outgoing PCM lines; a set of integrated inner modular units each including a second-stage switching matrix with inputs connected to outputs of a plurality of first-stage switching matrices and a penultimate-stage switching matrix with outputs connected to inputs of a plurality of last-stage switching matrices; a set of integrated control modular units each including at least one middle-stage switching matrix having inputs linked to outputs of a plurality of second-stage switching matrices and having outputs linked to inputs of a plurality of penultimate-stage switching matrices; ancillary circuitry in each modular unit connected to input and output ends thereof for checking the performance of their respective switching matrices; and a multiplicity of base-level microprocessors, one for each modular unit, controlling the operation of said switching matrices in response to routing instructions from a higher-level controller, said base-level microprocessors being connected to the associated switching matrices and being further connected to said ancillary circuitry for detecting operational errors; the switching matrices of said inner modular units each comprising an array of four elemental matrices with n inputs and n outputs each, said first-stage and last-stage switching matrices each having n inputs and n outputs, the inputs of one pair of elemental matrices of each second-stage switching matrix being connected in parallel to respective outputs of one group of n first-stage switching matrices, the inputs of another pair of elemental matrices of each second-stage switching matrix being connected in parallel to respective outputs of another group of n first-stage switching matrices, the outputs of one member of said one pair and one member of said other pair of elemental matrices of each second-stage switching matrix being connected in parallel to respective inputs of one group of n middle-stage switching matrices, the outputs of the remaining members of said pairs of elemental matrices of each second-stage switching matrix being connected in parallel to respective inputs of another group of n middle-stage switching matrices, the inputs of one pair of elemental matrices of each penultimate-stage switching matrix being connected in parallel to respective outputs of one group of n middle-stage switching matrices, the inputs of another pair of elemental matrices of said penultimate-stage switching matrix being connected in parallel to respective outputs of another group of n middle-stage switching matrices, the outputs of one member of said one pair and one member of said other pair of elemental matrices of each penultimate-stage switching matrix being connected in parallel to respective inputs of one group of n last-stage switching matrices, the outputs of the remaining members of said pairs of elemental matrices of each penultimate-stage switching matrix being connected in parallel to respective inputs of another group of n last-stage switching matrices, each of said outer modular units including two first-stage switching matrices and two last-stage switching matrices.

Claim 16

A PCM switching network with at least five cascaded stages forming part of an automatic exchange of a telecommunication system, comprising: a set of integrated outer modular units each including a first-stage switching matrix with inputs connected to incoming PCM lines and a last-stage switching matrix with outputs connected to outgoing PCM lines; a set of integrated inner modular units each including a second-stage switching matrix with inputs connected to outputs of a plurality of first-stage switching matrices and a penultimate-stage switching matrix with outputs connected to inputs of a plurality of last-stage switching matrices; a set of integrated control modular units each including at least one middle-stage switching matrix having inputs linked to outputs of a plurality of second-stage switching matrices and having outputs linked to inputs of a plurality of penultimate-stage switching matrices; ancillary circuitry in each modular unit connected to input and output ends thereof for checking the performance of their respective switching matrices; and a multiplicity of base-level microprocessors, one for each modular unit, controlling the operation of said switching matrices in response to routing instructions from a higher-level controller, said base-level microprocessors being connected to the associated switching matrices and being further connected to said ancillary circuitry for detecting operational errors; the switching matrices of said inner modular units each comprising an array of four elemental matrices with n inputs and n outputs each, said first-stage and last-stage switching matrices each having n inputs and n outputs, the inputs of one pair of elemental matrices of each second-stage switching matrix being connected in parallel to respective outputs of one group of n first-stage switching matrices, the inputs of another pair of elemental matrices of each second-stage switching matrix being connected in parallel to respective outputs of another group of n first-stage switching matrices, the outputs of one member of said one pair and one member of said other pair of elemental matrices of each second-stage switching matrix being connected in parallel to respective inputs of one group of n middle-stage switching matrices, the outputs of the remaining members of said pairs of elemental matrices of each second-stage switching matrix being connected in parallel to respective inputs of another group of n middle-stage switching matrices, the inputs of one pair of elemental matrices of each penultimate-stage switching matrix being connected in parallel to respective outputs of one group of n middle-stage switching matrices, the inputs of another pair of elemental matrices of said penultimate-stage switching matrix being connected in parallel to respective outputs of another group of n middle-stage switching matrices, the outputs of one member of said one pair and one member of said other pair of elemental matrices of each penultimate-stage switching matrix being connected in parallel to respective inputs of one group of n last-stage switching matrices, the outputs of the remaining members of said pairs of elemental matrices of each penultimate-stage switching matrix being connected in parallel to respective inputs of another group of n last-stage switching matrices, each of said outer modular units including two first-stage switching matrices and two last-stage switching matrices.

Claim 17

A network as defined in claim 12 wherein n=8.

Claim 18

A network as defined in claims 12 or 3 wherein each central modular unit includes two mutually identical middle-stage switching matrices of the same structure as said second-stage and penultimate-stage switching matrices.

Claim 19

A network as defined in claim 12 wherein said ancillary circuitry comprises an upstream sampler and a downstream sampler for each switching matrix, said base-level microprocessors being provided with comparison means for detecting disparities between bit combinations respectively extracted by said upstream and downstream samplers, each upstream sampler having inputs directly connected to the inputs of the associated switching matrix, each downstream sampler having inputs at least indirectly connected to the outputs of the associated switching matrix.