US4471330A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital phase bit for microwave operation
Assignee: General Electric Co
•
Filing: 1982-11-01
•
Granted: 1984-09-11
•
Expires: 2002-11-01
Abstract
Abstract A digital phase bit is provided for microwave operation, comprising a pair of FET switches and at least three transmission lines. The FETs when operated in a digital switching mode, present a small impedance when on and a high impedance when off. Each of two of the transmission lines exhibits a series inductive impedance over the operating frequency band and shunts a FET switch, two shunt combinations being interconnected by the third transmission line. When the switches are on, the signal path is effectively through the FET switch alone (and not branched) and a reference phase shift is produced. When the FET switches are off, a signal applied to the phase bit branches at each shunt combination. The inductive reactance of the transmission line and the capacitive reactance of the FET switch of each shunt combination then jointly produce a resonantly enhanced reactance over the band, causing a reflection and a maximum differential phase shift. The reflections are cancelled at the input port by a suitable choice of length and impedance for the third transmission line. The phase bit is suitable for monolithic fabrication on a common semiconductor substrate and is bidirectional when symmetrical FET switches are used.
Inventors
- 👤 Ronald J. Naster
- 👤 John A. Windyka
- 👤 Wendell M. Kong
- 👤 Conrad E. Nelson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:20
CPC Classifications
H; H01; H01P; H01P1/00; H01P1/18; H01P1/185
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
289 words
A digital phase bit operable over a selected band of frequencies and suited to integrated fabrications, comprising: A. a first transmission line for external connection; B. a first and a second field effect transistor (FET) switch, each having two principal electrodes and a gate for control of conduction between said principal electrodes, said FET switches exhibiting a high ratio of off to on impedance over said band, a first principal electrode of said first FET switch being connected to said first transmission line; C. a second and a third transmission line, each exhibiting an inductive reactance over said band, said second transmission line and said first FET switch being connected in shunt to form a first shunt combination, and said third transmission line and said second FET switch being connected in shunt to form a second shunt combination; D. a fourth transmission line connecting the second principal electrode of said first FET switch to a first principal electrode of said second FET switch, and having an electrical length and impedance selected to cause the reflection occurring at said second shunt combination and the reflection occurring at said first shunt combination to cancel in said first transmission line; E. a fifth transmission line for external connection, connected to the second principal electrode of said second FET switch, the waves transmitted through said phase bit being transmitted, when said FET switches are on, substantially undivided through said FET switches to effect a reference phase shift; and when said FET switches are off, dividing at said shunt combinations to effect a second phase shift, differing from the reference phase shift; and F. control means associated with said gates to cause said FET switches to assume a common off or common on state.
Claim 2
Dependent Claim
289 words
A digital phase bit operable over a selected band of frequencies and suited to integrated fabrications, comprising: A. a first transmission line for external connection; B. a first and a second field effect transistor (FET) switch, each having two principal electrodes and a gate for control of conduction between said principal electrodes, said FET switches exhibiting a high ratio of off to on impedance over said band, a first principal electrode of said first FET switch being connected to said first transmission line; C. a second and a third transmission line, each exhibiting an inductive reactance over said band, said second transmission line and said first FET switch being connected in shunt to form a first shunt combination, and said third transmission line and said second FET switch being connected in shunt to form a second shunt combination; D. a fourth transmission line connecting the second principal electrode of said first FET switch to a first principal electrode of said second FET switch, and having an electrical length and impedance selected to cause the reflection occurring at said second shunt combination and the reflection occurring at said first shunt combination to cancel in said first transmission line; E. a fifth transmission line for external connection, connected to the second principal electrode of said second FET switch, the waves transmitted through said phase bit being transmitted, when said FET switches are on, substantially undivided through said FET switches to effect a reference phase shift; and when said FET switches are off, dividing at said shunt combinations to effect a second phase shift, differing from the reference phase shift; and F. control means associated with said gates to cause said FET switches to assume a common off or common on state.
Claim 3
Dependent Claim
30 words
A digital phase bit as set forth in claim 1 wherein said FET switches exhibit a high ratio of capacitive reactance, when off, to resistance, when on, over said band.
Claim 4
Dependent Claim
51 words
A digital phase bit as set forth in claim 2 wherein said second and third transmission lines each exhibit a series inductive reactance and said first and second FET switches, when off, each exhibit a capacitive reactance over said band, said shunt combinations exhibiting a resonant enhanced impedance over said band.
Claim 5
Dependent Claim
55 words
A digital phase bit as set forth in claim 3 wherein the characteristic impedances of said input and output transmission lines are approximately the same, and wherein the on state resistances of said FET switches are low in relation to said transmission line impedances to minimize reflections and insertion loss when said switches are on.
Claim 6
Dependent Claim
58 words
A digital phase bit as set forth in claim 4 wherein said transmission lines and said FET switches are formed on a common monolithic semiconductor substrate, said transmission lines being unbalanced, being formed between defined conductors interconnecting said FET switches on one surface of the substrate and a continuous conductive layer on the other surface of said substrate.
Claim 7
Dependent Claim
51 words
A digital phase bit as set forth in claim 5 wherein said FET switches are designed for bilateral operation, the principal electrodes of said FET switches being maintained at the same dc potential, and the gate being symmetrically placed between said principal electrodes for equal conductance operation in either signal direction.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-09-11 | 1988-03-12 | 1988-09-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-09-11 | 1992-03-12 | 1992-09-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-09-11 | 1996-03-12 | 1996-09-11 | $7700.00 | Window Closed / Lapsed |