US4467285A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pulse monitor circuit
Assignee: AG Communication Systems Corp
•
Filing: 1981-12-21
•
Granted: 1984-08-21
•
Expires: 2001-12-21
Abstract
Abstract A pulse monitor circuit which detects pulse failures through use of a detection circuit and a storage circuit. The detection circuit detects failure of the monitored pulses after being periodically reset by an external reference pulse train. The storage circuit is clocked by the reference pulses and operates to store the output signals of the detection circuit. Upon detection of a pulse failure to monitor can be cleared by external control or detection of a monitored pulse.
Inventors
- 👤 Gerald M. Rinaldi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 06:08
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/19; H03K5/22; H03K5/26
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
168 words
A pulse monitor circuit for use in a switching system, inluding a source of reference signal pulses having first and second polarities and a clock signal source normally operated to provide clock signal pulses with first and second edges, and abnormally operated to produce a clock signal pulse without said first or second edges, said pulse monitor circuit comprising: first detection means connected to said clock signal source and said reference signal source, operated in response to a reference signal pulse of said first polarity and an absence of said first edge of a clock signal pulse to provide a first failure detected signal; said first detection means further operated in response to a reference signal pulse of said second polarity to clear said first failure detected signal; and first storage means connected to said first detection means and to said reference signal source, operated in response to said reference signal pulse of second polarity and said first failure detected signal to provide a first clock failure signal.
Claim 2
Dependent Claim
168 words
A pulse monitor circuit for use in a switching system, inluding a source of reference signal pulses having first and second polarities and a clock signal source normally operated to provide clock signal pulses with first and second edges, and abnormally operated to produce a clock signal pulse without said first or second edges, said pulse monitor circuit comprising: first detection means connected to said clock signal source and said reference signal source, operated in response to a reference signal pulse of said first polarity and an absence of said first edge of a clock signal pulse to provide a first failure detected signal; said first detection means further operated in response to a reference signal pulse of said second polarity to clear said first failure detected signal; and first storage means connected to said first detection means and to said reference signal source, operated in response to said reference signal pulse of second polarity and said first failure detected signal to provide a first clock failure signal.
Claim 3
Dependent Claim
47 words
A pulse monitor circuit as claimed in claim 1, wherein: said first detection means is further operated in response to a reference signal pulse of said first polarity and an absence of said second edge of a clock signal pulse to provide said first failure detected signal.
Claim 4
Dependent Claim
43 words
A pulse monitor circuit as claimed in claim 1, wherein: said first storage means is further operated in response to said reference signal pulse of second polarity and an absence of said first failure detected signal to clear said first clock failure signal.
Claim 5
Dependent Claim
122 words
A pulse monitor circuit as claimed in claim 1, wherein there is further included: second detection means connected to said clock signal source and said reference signal source operated in response to a reference signal pulse of said second polarity and an absence of said first edge of a clock signal pulse to provide a second failure detected signal; said second detection means further operated in response to a reference signal pulse of first polarity to clear said second failure detected signal; and second storage means connected to said second detection means and to said reference signal source, operated in response to said reference signal pulse of first polarity and said second failure detected signal to provide a second clock failure signal.
Claim 6
Dependent Claim
46 words
A pulse monitor circuit as claimed in claim 4, wherein: said second detection means is further operated in response to a reference signal pulse of said second polarity and an absence of said second edge of clock signal pulse to provide said second failure detected signal.
Claim 7
Dependent Claim
43 words
A pulse monitor circuit as claimed in claim 4, wherein: said second storage means is further operated in response to said reference signal pulse of first polarity and an absence of said second failure detected signal to clear said second clock failure signal.
Claim 8
Dependent Claim
42 words
A pulse monitor circuit as claimed in claim 4, wherein there is further included: gating means connected to said first and second storage means operated in response to said first or second clock failure signal to provide a gated clock failure signal.
Claim 9
Dependent Claim
52 words
A pulse monitor circuit as claimed in claim 4, wherein there is further included: a clear signal source; said first and second storage means each further connected to said clear signal source, and each further operated in response to said clear signal to clear said first and second clock failure signals respectively.
Claim 10
Dependent Claim
58 words
A pulse monitor circuit as claimed in claim 4, wherein there is further included, a routining signal source, said pulse monitor circuit further comprising: routining means connected to said clock signal source and said routining signal source, operated in response to said routining signal to inhibit said clock signal from appearing at said first and second detection means.
Claim 11
Dependent Claim
40 words
A pulse monitor circuit as claimed in claim 1, wherein said first detection means comprises: a flip-flop having a positive edge triggered clock input connected to said clock signal source and a clear input connected to said reference signal source.
Claim 12
Dependent Claim
77 words
A pulse monitor circuit as claimed in claim 2, wherein said first detection means comprises: a first flip-flop having a positive edge triggered clock input connected to said clock signal source and a clear input connected to said reference signal source; a second flip-flop having a negative edge triggered clock input connected to said clock signal source and a clear input connected to said reference signal source; and gating means connected to said first and second flip-flop.
Claim 13
Dependent Claim
45 words
A pulse monitor circuit as claimed in claim 4, wherein said second detection means comprises: a flip-flop having a positive edge triggered clock input connected to said clock signal source; an inverter; and a clear input connected to said reference signal source via said inverter.
Claim 14
Dependent Claim
82 words
A pulse monitor circuit as claimed in claim 5, wherein said second detection means comprises: a first flip-flop having a positive edge triggered clock input connected to said clock signal source; an inverter; and a clear input connected to said reference signal source via said flip-flop having a negative edge triggered clock input connected to said clock signal source; and a clear input connected to said reference signal source via said inverter; and gating means connected to said first and second flip-flops.
Claim 15
Dependent Claim
45 words
A pulse monitor circuit as claimed in claim 1, wherein said first storage means comprises: a flip-flop having a clock input connected to said reference signal source, a first data input connected to ground, and a second data input connected to said first detection means.
Claim 16
Dependent Claim
39 words
A pulse monitor circuit as claimed in claim 3, whereifn said first storage means comprises: a flip-flop having a clock input connected to said reference signal source and first and second data inputs connected to said first detection means.
Claim 17
Dependent Claim
50 words
A pulse monitor circuit as claimed in claim 4, wherein said second storage means comprises: an inverter; a flip-flop having a clock input connected to said reference signal source via said inverter, a first data input connected to ground, and a second data input connected to said second detection means.
Claim 18
Dependent Claim
44 words
A pulse monitor circuit as claimed in claim 6, wherein said second storage means comprises: an inverter; a flip-flop having a clock input connected to said reference signal source via said inverter, and first and second data inputs connected to said second detection means.
References Cited (Backward Citations)
US3946322A
Cited
US3961203A
Cited
US4353091A
Cited
US4342112A
Cited
US4374361A
Cited
US4399412A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-08-21 | 1988-02-20 | 1988-08-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-08-21 | 1992-02-20 | 1992-08-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-08-21 | 1996-02-20 | 1996-08-21 | $7700.00 | Window Closed / Lapsed |