Patent US4466070A successfully refreshed from Google Patents.
US4466070A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Control unit with digital addressing memory for a DC-to-AC inverter
Assignee: Siemens AG
•
Filing: 1982-03-26
•
Granted: 1984-08-14
•
Expires: 2002-03-26
Abstract
Abstract A control unit for DC-to-AC inverter having an addressing memory which is loaded with an addressing table by a microprocessor for a respective frequency range of the inverter output voltage. In the addressing table, a predetermined portion of information is provided for each addressing combination of the switches of the DC-to-AC inverter, the portion of information containing the addressing combination itself and the number of clock pulses for which the addressing combination will be present. The portions of information are interrogated at different speeds depending upon the desired inverter output frequency. A frequency divider is addressed by a clock generator, the frequency divider receiving a division factor from the memory, the division factor being inversely proportional to the desired DC-to-AC inverter output frequency. The output signal of the divider decrements a counter which is loaded with a number of clock pulses associated with the respective addressing combination. Upon achieving a zero count, a new portion of information of the addressing table is provided at the output of the memory.
Inventors
- 👤 Ulf Claussen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:25
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/42; H02M7/44; H02M7/48; H02M7/505; H02M7/515; H02M7/525; H02M7/527; H02M7/529
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
251 words
A control unit for a DC-to-AC inverter, the control unit being of the type having a memory for containing addressing tables for the values of the DC-to-AC inverter, the addressing tables each corresponding to a predetermined amplitude of the output voltage of the DC-to-AC inverter, each addressing table having portions of information corresponding to respective addressing combinations and timing information, the control unit further having a variable frequency oscillator connected to a counter for controlling periodic scanning of the memory, the control unit further comprising: microprocessor means for loading a variety of addressing tables into the memory, the addressing tables corresponding to predetermined ranges of frequency and amplitude of the output voltage of the inverter; clock generator means contained in the variable frequency oscillator for producing a clock signal; frequency divider means connected to said clock generator means and having an input terminal for receiving a division factor value from the memory, said division factor corresponding to a predetermined frequency of the output voltage of the inverter, said division factor value being inversely proportional to said predetermined frequency. counter means connected to an output of said frequency divider means and having a presetting input connected to the memory for receiving a presetting value, and time information, said time information corresponding to a number of clock pulses at said output of said frequency divider means for which an associated addressing combination is to be preset; and control means for addressing the memory in response to an output signal from said counter means.
Claim 2
Dependent Claim
251 words
A control unit for a DC-to-AC inverter, the control unit being of the type having a memory for containing addressing tables for the values of the DC-to-AC inverter, the addressing tables each corresponding to a predetermined amplitude of the output voltage of the DC-to-AC inverter, each addressing table having portions of information corresponding to respective addressing combinations and timing information, the control unit further having a variable frequency oscillator connected to a counter for controlling periodic scanning of the memory, the control unit further comprising: microprocessor means for loading a variety of addressing tables into the memory, the addressing tables corresponding to predetermined ranges of frequency and amplitude of the output voltage of the inverter; clock generator means contained in the variable frequency oscillator for producing a clock signal; frequency divider means connected to said clock generator means and having an input terminal for receiving a division factor value from the memory, said division factor corresponding to a predetermined frequency of the output voltage of the inverter, said division factor value being inversely proportional to said predetermined frequency. counter means connected to an output of said frequency divider means and having a presetting input connected to the memory for receiving a presetting value, and time information, said time information corresponding to a number of clock pulses at said output of said frequency divider means for which an associated addressing combination is to be preset; and control means for addressing the memory in response to an output signal from said counter means.
Claim 3
Dependent Claim
103 words
The control unit of claim 1 wherein the memory is an intermediate memory which accepts a predetermined number of portions of information from an addressing table, said predetermined number of portions of information corresponding to the number of phases of the DC-to-AC inverter, the remaining portions of information from said addressing table being stored in said microprocessor means, said intermediate memory having an output connected to said microprocessor means for providing a vacancy signal which indicates that said intermediate memory has vacant memory locations, said microprocessor means loading a further portion of information from said addressing table in response to said vacancy signal.
Claim 4
Dependent Claim
45 words
The control unit of claims 1 or 2 wherein, for low values of said predetermined frequency to which said division factor value corresponds, said division factor value is reduced by increasing said presetting value, also the number of values in the addressing table is increased.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-08-14 | 1988-02-13 | 1988-08-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-08-14 | 1992-02-13 | 1992-08-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-08-14 | 1996-02-13 | 1996-08-14 | $7700.00 | Window Closed / Lapsed |