Complementary IGFET Schmitt trigger logic circuit having a variable bias voltage logic gate section

Claim 1

A logic circuit with a variable bias voltage logic gate section, said logic circuit comprising: an inverter which includes a first IGFET of a first conductivity type and a second IGFET of a second conductivity type each having a source, drain and gate, with said drains of said first and second IGFET's being coupled together to form an output terminal of said inverter and said gates of said first and second IGFET's being coupled together to form an input terminal of said inverter; an output terminal for said logic circuit; first and second load inverters connected in series between said output terminal of said inverter and said output terminal of said logic circuit; first and second power terminals; a first bias control IGFET of said first conductivity type which has a source-drain path connected between the source of said first IGFET and said first power terminal, and which has a gate connected to said input terminal of said inverter; a second bias control IGFET of said first conductivity type which has a source-drain path connected between said source of said first IGFET and said second power terminal, and which has a gate connected to the output of said second load inverter; a third bias control IGFET of said second conductivity type which has a source-drain path connected between the source of said second IGFET and said first power terminal, and which has a gate connected to said output of said second load inverter; and a fourth bias control IGFET of said second conductivity type which has a source-drain path connected between said source of said second IGFET and said second power terminal, and which has a gate connected to said input terminal of said inverter.