US4464581A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Trigger pulse generator
Assignee: Fujitsu Ltd
•
Filing: 1982-04-23
•
Granted: 1984-08-07
•
Expires: 2002-04-23
Abstract
Abstract A trigger pulse generator generates trigger pulses synchronized with the rising edges and falling edges of an input signal and is used, for example, in a semiconductor memory device in order to shorten the access time. The trigger pulse generator according to the present invention comprises: an amplifier which outputs a non-inverted signal of the input signal and an inverted signal of the input signal; a pair of depletion-type MIS transistors whose drains or sources are connected to the non-inverting output terminal and to the inverting output terminal of the amplifier and whose gate electrodes are connected to the inverting output terminal and the non-inverting output terminal, respectively; and a gate circuit which is connected to the sources or drains of the pair of depletion-type MIS transistors and which outputs the trigger pulses.
Inventors
- 👤 Atsushi Oritani
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:49
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/153; H03K5/1534
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
179 words
A trigger pulse generator for generating trigger pulses synchronized with the rising edges and falling edges of an input signal, comprising: an amplifier, operatively connected to receive the input signal, having a non-inverting output terminal and an inverting output terminal; a first depletion-type MIS transistor having a threshold voltage, a drain or source electrode operatively connected to said non-inverting output terminal of said amplifier for outputting a signal and a gate electrode operatively connected to said inverting output terminal of said amplifier; a second depletion-type MIS transistor having a threshold voltage, a drain or source electrode operatively connected to said non-inverting output terminal of said amplifier for outputting a signal and a gate electrode operatively connected to said non-inverting output terminal of said amplifier; and a gate circuit operatively connected to said first and second depletion-type MIS transistors, which generates the trigger pulses synchronized with the rising edges and the falling edges of the input signal upon receipt of said signals from said source or drain electrodes of said first depletion-type MIS transistor and said second depletion-type MIS transistor.
Claim 2
Dependent Claim
179 words
A trigger pulse generator for generating trigger pulses synchronized with the rising edges and falling edges of an input signal, comprising: an amplifier, operatively connected to receive the input signal, having a non-inverting output terminal and an inverting output terminal; a first depletion-type MIS transistor having a threshold voltage, a drain or source electrode operatively connected to said non-inverting output terminal of said amplifier for outputting a signal and a gate electrode operatively connected to said inverting output terminal of said amplifier; a second depletion-type MIS transistor having a threshold voltage, a drain or source electrode operatively connected to said non-inverting output terminal of said amplifier for outputting a signal and a gate electrode operatively connected to said non-inverting output terminal of said amplifier; and a gate circuit operatively connected to said first and second depletion-type MIS transistors, which generates the trigger pulses synchronized with the rising edges and the falling edges of the input signal upon receipt of said signals from said source or drain electrodes of said first depletion-type MIS transistor and said second depletion-type MIS transistor.
Claim 3
Dependent Claim
74 words
A trigger pulse generator according to claim 1, further comprising two-stage inverters, operatively connected between said first and second depletion-type MIS transistors and said gate circuit, having an input circuit with a threshold voltage, wherein each of said signals from said source or drain electrodes of said first depletion-type MIS transistor and said second-depletion type MIS transistor is wave-shaped by said two-stage inverters before each of said signals is applied to said gate circuit.
Claim 4
Dependent Claim
40 words
A trigger generator according to claim 2, wherein the threshold voltage of said first depletion-type MIS transistor and said second-depletion type MIS transistor is less than or equal to said threshold voltage of said input circuit of said two-stage inverters.
Claim 5
Dependent Claim
23 words
A trigger pulse generator according to claim 1, 2 or 3, wherein said gate circuit is a NOR gate having an output terminal.
Claim 6
Dependent Claim
26 words
A trigger pulse generator according to claim 4, wherein said NOR gate comprises a depletion-type MIS load transistor and a plurality of enhancement-type MIS driver transistors.
Claim 7
Dependent Claim
44 words
A trigger pulse generator according to claim 4, wherein said amplifier comprises a plurality of push-pull type output circuits operatively connected to said first and second depletion-type MIS transistors, wherein each of said plurality of push-pull type output circuits comprises two enhancement-type MIS transistors.
Claim 8
Dependent Claim
20 words
A trigger pulse generator according to claim 6, wherein said amplifier is an address buffer of a semiconductor memory device.
Claim 9
Dependent Claim
24 words
A trigger pulse generator according to claim 4, further comprising an output buffer operatively connected to said output terminal of said NOR gate circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-08-07 | 1988-02-06 | 1988-08-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-08-07 | 1992-02-06 | 1992-08-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-08-07 | 1996-02-06 | 1996-08-07 | $7700.00 | Window Closed / Lapsed |