US4454589A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable arithmetic logic unit
Assignee: United States Department of the Air Force
•
Filing: 1982-03-12
•
Granted: 1984-06-12
•
Expires: 2002-03-12
Abstract
Abstract A programmable arithmetic logic unit for performing high speed bit sliced, pipelined computations at very low power is fabricated as an LSI component using CMOS/SOS technology. It is microprogrammable and operates in conjunction with a fast microprogram store program memory and controller. Dual input ports which supply data from eight sources are latched and operated on while new data is simultaneously fetched. Instruction bits shift data in either port left or right, select complements and select an operand between device input and output data in one port. The data processed in each port is compared and is added to provide a latched tri-state output to an external device.
Inventors
- 👤 Gary I. Miller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:11
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/57; G06F2207/00; G06F2207/38; G06F2207/3804; G06F2207/386; G06F2207/3884; G06F2207/3896
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
407 words
In combination with a high speed program memory and a program address controller a programmable arithmetic logic unit having an output, said programmable arithmetic logic unit comprising: at least one m bit circuit element, m being an integer, having first and second channels, said first channel comprising a first input multiplexer receiving n, m bit data inputs, n being an integer, said first input multiplexer being controlled by a select signal from said program memory, a first latch means receiving and outputting the output of said first input multiplexer, said first latch means being strobed by a clock and holding the output of said first input multiplexer during a clock count, an operand select multiplexer receiving the output of said first latch means and the output of said programmable arithmetic logic unit and outputting one of said received outputs in response to a select signal from said program memory, a first shift multiplexer receiving the output of said operand select multiplexer and outputting shifted and non-shifted data in response to shift signals from said program memory, a first data complement means receiving the output of said first shift multiplexer and a complement select multiplexer receiving the output of said first data complement means and the output of said first shift multiplexer and outputting one of said received outputs in response to a select signal from said program memory; said second channel comprising a second input multiplexer receiving n, m bit data inputs, n being an integer, said second input multiplexer being controlled by a select signal from said program memory, a second latch means receiving and outputting the output of said second input multiplexer, said second latch means being strobed by a clock and holding the output of said second input multiplexer during a clock count, a second shift multiplexer receiving the output of said second latch means and outputting shifted and non-shifted data in response to shift signals from said program memory, a second data complement means receiving the output of said second shift multiplexer, and a second complement select multiplexer receiving the output of said second data complement means and the output of said second shift multiplexer and outputting one of said received outputs in response to a select signal from said program memory; and, adder means receiving the output of said first channel complement select multiplexer and the output of said second channel complement select multiplexer and providing an arithmetic logic unit output therefrom.
Claim 2
Dependent Claim
407 words
In combination with a high speed program memory and a program address controller a programmable arithmetic logic unit having an output, said programmable arithmetic logic unit comprising: at least one m bit circuit element, m being an integer, having first and second channels, said first channel comprising a first input multiplexer receiving n, m bit data inputs, n being an integer, said first input multiplexer being controlled by a select signal from said program memory, a first latch means receiving and outputting the output of said first input multiplexer, said first latch means being strobed by a clock and holding the output of said first input multiplexer during a clock count, an operand select multiplexer receiving the output of said first latch means and the output of said programmable arithmetic logic unit and outputting one of said received outputs in response to a select signal from said program memory, a first shift multiplexer receiving the output of said operand select multiplexer and outputting shifted and non-shifted data in response to shift signals from said program memory, a first data complement means receiving the output of said first shift multiplexer and a complement select multiplexer receiving the output of said first data complement means and the output of said first shift multiplexer and outputting one of said received outputs in response to a select signal from said program memory; said second channel comprising a second input multiplexer receiving n, m bit data inputs, n being an integer, said second input multiplexer being controlled by a select signal from said program memory, a second latch means receiving and outputting the output of said second input multiplexer, said second latch means being strobed by a clock and holding the output of said second input multiplexer during a clock count, a second shift multiplexer receiving the output of said second latch means and outputting shifted and non-shifted data in response to shift signals from said program memory, a second data complement means receiving the output of said second shift multiplexer, and a second complement select multiplexer receiving the output of said second data complement means and the output of said second shift multiplexer and outputting one of said received outputs in response to a select signal from said program memory; and, adder means receiving the output of said first channel complement select multiplexer and the output of said second channel complement select multiplexer and providing an arithmetic logic unit output therefrom.
Claim 3
Dependent Claim
66 words
In combination with a high speed program memory and a program address controller a programmable arithmetic logic unit as defined in claim 1 including an output latch receiving the output of said adder means and being strobed by a clock, and an AND gate receiving the output of said output latch and an output enable signal from said program memory and outputting a three state output.
Claim 4
Dependent Claim
64 words
In combination with a high speed program memory and a program address controller a programmable arithmetic logic unit as defined in claim 2 including a comparison circuit, said comparison circuit comprising a comparator means receiving the output of said first channel operand select multiplexer and the output of said second channel latch means, and an output latch receiving the output of said comparator means.
Claim 5
Dependent Claim
27 words
In combination with a high speed program memory and a program address controller a programmable arithmetic logic unit as defined in claim 3 wherein m=4 and n=8.
Claim 6
Dependent Claim
33 words
In combination with a high speed program memory and a program address controller a programmable arithmetic logic unit as defined in claim 4 wherein said m bit circuit elements are LSI CMOS/SOS slices.
References Cited (Backward Citations)
US3751650A
Cited
US3875391A
Cited
US4025771A
Cited
US4110822A
Cited
US4041461A
Cited
US4075704A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-06-12 | 1987-12-12 | 1988-06-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-06-12 | 1991-12-12 | 1992-06-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-06-12 | 1995-12-12 | 1996-06-12 | $7700.00 | Window Closed / Lapsed |