US4449196A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing system for multi-precision arithmetic
Assignee: Individual
•
Filing: 1980-10-02
•
Granted: 1984-05-15
•
Expires: 2000-10-02
Abstract
Abstract A numerically controlled machine includes a first computer which stores command data for a path and derives sets of interpolation point data from said command data for a plurality of points along the path. A second computer stores two sets of interpolation point data from said first computer and extrapolates a set of said stored interpolation point data by incrementing velocity with acceleration and position with velocity using a noncircular high order polynomial to produce a sequence of driver command signals. A timing means provides timing signals to the second computer to determine the number and rate of iterations of drive command signals in said sequence as predetermined by the first computer for each set of interpolation point data. The program execution time in the second computer is reduced by a unique method of multiprecision calculation which requires a carry flip flop for each variable calculated and a sign flip flop for eliminated word segments. The memory address decoding for the two sets of interpolation point data are interchanged after each sequence invisibly to the computers. An index register causes data memory address decoding for a plurality of motor drivers invisible to the computers and selects an output to the appropriate motor driver. The second computer includes a manual mode program to calculate the sequence of driver command signals using a manually induced velocity vector. A phased locked loop in the timing means controllably reduces the iteration rate to zero in response to an error signal.
Inventors
- 👤 Eric K. Pritchard
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 05:37
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/42; G05B2219/00; G05B2219/30; G05B2219/33; G05B2219/33337; G05B2219/33342; G05B2219/34; G05B2219/34002; G05B2219/34149; G05B2219/34157; G05B2219/34164; G05B2219/34167; G05B2219/34179; G05B2219/35; G05B2219/35369; G05B2219/35436; G05B2219/41; G05B2219/41326; G05B2219/41408; G05B2219/43; G05B2219/43006; G05B2219/45; G05B2219/45176
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
152 words
A computer for performing multiple precision arithmetic on three variables divided into a plurality of words comprising: first means for storing each of said variables as a plurality of words; second means for storing a carry bit for a first variable; third means for storing a carry bit for a second variable; means for performing arithmetic operations; and fourth means for storing instructions to perform multiple precision arithmetic by incrementing in said arithmetic means a word of said second variable with a corresponding word of a third variable and the carry bit stored in said third means from a prior second variable word and incrementing a corresponding word of said first variable with the third variable and carry incremented word of said second variable and the carry bit stored in said second means for a prior first variable word before the next corresponding words of said second and third variables are incremented.
Claim 2
Dependent Claim
152 words
A computer for performing multiple precision arithmetic on three variables divided into a plurality of words comprising: first means for storing each of said variables as a plurality of words; second means for storing a carry bit for a first variable; third means for storing a carry bit for a second variable; means for performing arithmetic operations; and fourth means for storing instructions to perform multiple precision arithmetic by incrementing in said arithmetic means a word of said second variable with a corresponding word of a third variable and the carry bit stored in said third means from a prior second variable word and incrementing a corresponding word of said first variable with the third variable and carry incremented word of said second variable and the carry bit stored in said second means for a prior first variable word before the next corresponding words of said second and third variables are incremented.
Claim 3
Dependent Claim
54 words
A computer according to claim 1 including fifth means for storing a sign bit for said second or third variable and within said fourth means stores instructions for testing the stored sign bit and executing a load with a carry or a load minus one with a carry for the word to be incremented.
Claim 4
Dependent Claim
135 words
A computer for performing multiple precision arithmetic on at least a first and second variable each divided into a plurality of words comprising: first for storing each of said variables as a plurality of words; second means for storing a sign bit of said first variable; means for performing arithmetic operations; and third means for storing instructions to perform multiple precision arithmetic by incrementing a word of said second variable with a corresponding word of said first variable by loading the words with carry into said arithmetic means for all corresponding non-sign word segments of the first variable and by testing the stored sign bit and executing a load with carry or load minus one with carry for the second variable word depending upon the sign bit test for all corresponding first variable sign words.
Claim 5
Dependent Claim
135 words
A computer for performing multiple precision arithmetic on at least a first and second variable each divided into a plurality of words comprising: first for storing each of said variables as a plurality of words; second means for storing a sign bit of said first variable; means for performing arithmetic operations; and third means for storing instructions to perform multiple precision arithmetic by incrementing a word of said second variable with a corresponding word of said first variable by loading the words with carry into said arithmetic means for all corresponding non-sign word segments of the first variable and by testing the stored sign bit and executing a load with carry or load minus one with carry for the second variable word depending upon the sign bit test for all corresponding first variable sign words.
Claim 6
Dependent Claim
60 words
An extrapolating computer system comprising: means for storing at least first, second and third parameters; means for incrementing said second parameter with said first parameter; means for incrementing said third parameter with the newly incremented second parameter; means for updating said storage means with the newly incremented second and third parameters; and means for outputting said newly incremented third parameter.
Claim 7
Dependent Claim
60 words
An extrapolating computer system comprising: means for storing at least first, second and third parameters; means for incrementing said second parameter with said first parameter; means for incrementing said third parameter with the newly incremented second parameter; means for updating said storage means with the newly incremented second and third parameters; and means for outputting said newly incremented third parameter.
Claim 8
Dependent Claim
23 words
The extrapolating computing system according to claim 4 including means for controlling the number of cycles of incrementation performed by said incrementing means.
Claim 9
Dependent Claim
89 words
In a computer for performing multiple precision arithmetic of variables divided into a plurality of words having an arithmetic unit and instruction storage means, the improvement comprising a plurality of addressable arithmetic carry storage means each for storing the carry of a word of a variable resulting from a multiple precision arithmetic operation when selectively addressed by an instruction in said instruction storage means and providing said carry for subsequent arithmetic operations of words of a respective variable when selectively addressed by an instruction in said instruction storage means.
Claim 10
Dependent Claim
89 words
In a computer for performing multiple precision arithmetic of variables divided into a plurality of words having an arithmetic unit and instruction storage means, the improvement comprising a plurality of addressable arithmetic carry storage means each for storing the carry of a word of a variable resulting from a multiple precision arithmetic operation when selectively addressed by an instruction in said instruction storage means and providing said carry for subsequent arithmetic operations of words of a respective variable when selectively addressed by an instruction in said instruction storage means.
Claim 11
Dependent Claim
92 words
In a computer for performing multiple precision arithmetic upon variables which differ in the number of words used to express each variable having an arithmetic unit and an instruction means, the improvement comprising: a plurality of addressable storage means each for storing a sign bit independent of the word of an arithmetic operation when selectively addressed by an instruction in said instruction storage means; and conditional jump instructions for testing the information in said sign storage means and changing the execution sequence of said computer as a function of said test results.
Claim 12
Dependent Claim
92 words
In a computer for performing multiple precision arithmetic upon variables which differ in the number of words used to express each variable having an arithmetic unit and an instruction means, the improvement comprising: a plurality of addressable storage means each for storing a sign bit independent of the word of an arithmetic operation when selectively addressed by an instruction in said instruction storage means; and conditional jump instructions for testing the information in said sign storage means and changing the execution sequence of said computer as a function of said test results.
Claim 13
Dependent Claim
17 words
The computer of claim 7 including instructions to load with carry and load minus one with carry.
References Cited (Backward Citations)
US3495222A
Cited
US3737867A
Cited
US3798428A
Cited
US3980991A
Cited
US3969615A
Cited
US4179746A
Cited
US4084254A
Cited
US4128876A
Cited
US4323981A
Cited
US4245327A
Cited
US4272828A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-05-15 | 1987-11-14 | 1988-05-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-05-15 | 1991-11-14 | 1992-05-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-05-15 | 1995-11-14 | 1996-05-15 | $7700.00 | Window Closed / Lapsed |