US4447870A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for setting the basic clock timing in a data processing system
Assignee: Bull HN Information Systems Inc
•
Filing: 1981-04-03
•
Granted: 1984-05-08
•
Expires: 2001-04-03
Abstract
Abstract A microprogrammed commercial instruction processor in a data processing system includes a bank of switches coupled to a multitapped delay line for selecting delay line signals for setting the basic clock timing. Another of the switches when activated conditions the commercial instruction processor so that when it is reset a special clock setting firmware loop is entered. The loop provides an uninterrupted succession of clock pulses which allows one to adjust the basic clock timing within specification.
Inventors
- 👤 Steven A. Tague
- 👤 Virendra S. Negi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 15:06
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/08
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
204 words
A microprogram controlled data processing system comprises: clocking means for generating cyclic timing signals having predetermined frequencies, said clocking means including switching means for generating a set clock signal and a plurality of clock delay signals; and control store means including read only memory means for storing a plurality of microprogram words in a plurality of memory locations; addressing means for addressing said plurality of memory locations; and register means for storing a microprogram word read from a memory location specified by said addressing means, wherein said addressing means is responsive to said set clock signal and a first microprogram word read from a first memory location specified by said addressing means during a first cycle of operation and stored in said register means for repeatedly addressing a second memory location for repeatedly transferring a second microprogram word to said register means during all subsequent cycles of operation; said clocking means further including non-stall means coupled to said register means and responsive to said second microprogram word for generating a plurality of non-stall signals; and gating means responsive to said plurality of non-stall signals and selected ones of said plurality of clock delay signals for generating said cyclic timing signals having said predetermined frequencies.
Claim 2
Dependent Claim
204 words
A microprogram controlled data processing system comprises: clocking means for generating cyclic timing signals having predetermined frequencies, said clocking means including switching means for generating a set clock signal and a plurality of clock delay signals; and control store means including read only memory means for storing a plurality of microprogram words in a plurality of memory locations; addressing means for addressing said plurality of memory locations; and register means for storing a microprogram word read from a memory location specified by said addressing means, wherein said addressing means is responsive to said set clock signal and a first microprogram word read from a first memory location specified by said addressing means during a first cycle of operation and stored in said register means for repeatedly addressing a second memory location for repeatedly transferring a second microprogram word to said register means during all subsequent cycles of operation; said clocking means further including non-stall means coupled to said register means and responsive to said second microprogram word for generating a plurality of non-stall signals; and gating means responsive to said plurality of non-stall signals and selected ones of said plurality of clock delay signals for generating said cyclic timing signals having said predetermined frequencies.
Claim 3
Dependent Claim
65 words
The system of claim 1 wherein said switching means comprises: multitapped delay line means responsive to a second clock delay signal for generating said plurality of clock delay signals, each delayed from said first cyclic timing signal by a different predetermined amount of time; switch selection means coupled to said multitapped delay line means for selecting certain ones of said plurality of clock delay signals.
Claim 4
Dependent Claim
61 words
The system of claim 2 wherein said gating means comprises: OR'ing means coupled to said switch selection means and responsive to said certain ones of said plurality of clock delay signals for generating a first clock delay signal; and NAND'ing means responsive to said first clock delay signal and said plurality of non-stall signals for generating said second clock delay signal.
Claim 5
Dependent Claim
33 words
The system of claim 3 wherein said gating means further comprises: flip-flop means responsive to a sequence of said second clock delay signals for generating said cyclic timing signals having said predetermined frequencies.
References Cited (Backward Citations)
US3312951A
Cited
US3566368A
Cited
US4209833A
Cited
US4021784A
Cited
US4348743A
Cited
US4191998A
Cited
US4344133A
Cited
US4330840A
Cited
US4245323A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-05-08 | 1987-11-07 | 1988-05-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-05-08 | 1991-11-07 | 1992-05-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-05-08 | 1995-11-07 | 1996-05-08 | $7700.00 | Window Closed / Lapsed |