US4446383A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reference voltage generating circuit
Assignee: International Business Machines Corp
•
Filing: 1982-10-29
•
Granted: 1984-05-01
•
Expires: 2002-10-29
Abstract
Abstract A reference voltage generating circuit comprising a depletion mode FET transistor connected to provide a constant current source coupled between a supply voltage and an output node. Three serially connected enhancement mode FET transistors are connected between the output node and a reference voltage. The first enhancement mode device is diode coupled to provide an enhancement threshold voltage offset, the second enhancement mode device has its gate electrode connected to the supply voltage to compensate for variations in supply voltage and the third enhancement device has its gate electrode connected to a source follower circuit. The source follower circuit comprises two serially connected depletion mode devices which receive an input from the output node and provide a feedback output to the gate electrode of the third enhancement mode device so that a constant voltage of a predetermined magnitude is maintained at the output node.
Inventors
- 👤 Michael P. Concannon
- 👤 Charles K. Erdelyi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 23:18
CPC Classifications
G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/24; G05F3/242; G05F3/247
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
170 words
A reference voltage generating circuit comprising a current source coupled between a source of input voltage and an output node; a series circuit connected between said output node and a source of reference voltage, said series circuit including a voltage offset means coupled to said output node, a first current controlling device coupled to said voltage offset means and a second current controlling device coupled between said first current controlling device and said source of reference voltage; said first and said second current controlling devices each having a control electrode, means for coupling the control electrode of said first current controlling device to said source of input voltage; a source follower circuit having input and output terminals, means for coupling the input terminal of said source follower circuit to said output node; and means for coupling the output terminal of said source follower circuit to said control electrode of said second current controlling device so that a constant reference voltage of a predetermined magnitude is produced at said output node.
Claim 2
Dependent Claim
170 words
A reference voltage generating circuit comprising a current source coupled between a source of input voltage and an output node; a series circuit connected between said output node and a source of reference voltage, said series circuit including a voltage offset means coupled to said output node, a first current controlling device coupled to said voltage offset means and a second current controlling device coupled between said first current controlling device and said source of reference voltage; said first and said second current controlling devices each having a control electrode, means for coupling the control electrode of said first current controlling device to said source of input voltage; a source follower circuit having input and output terminals, means for coupling the input terminal of said source follower circuit to said output node; and means for coupling the output terminal of said source follower circuit to said control electrode of said second current controlling device so that a constant reference voltage of a predetermined magnitude is produced at said output node.
Claim 3
Dependent Claim
18 words
The circuit of claim 1 wherein said current source comprises a FET device of the depletion mode type.
Claim 4
Dependent Claim
21 words
The circuit of claim 1 wherein said voltage offset means comprises a diode coupled FET device of the enhancement mode type.
Claim 5
Dependent Claim
22 words
The circuit of claim 1 wherein said first and said second current controlling devices comprise FET devices of the enhancement mode type.
Claim 6
Dependent Claim
67 words
The circuit of claim 1 wherein said source follower circuit comprises a first and a second FET devices of the depletion mode type serially connected between said source of input voltage and said source of reference voltage, said first FET device having a control electrode comprising said input terminal, and wherein said output terminal comprises the node between said first and said second serially connected FET devices.
References Cited (Backward Citations)
US3806742A
Cited
US3970875A
Cited
US4016434A
Cited
US4135125A
Cited
US4158804A
Cited
US4300061A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-05-01 | 1987-10-31 | 1988-05-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-05-01 | 1991-10-31 | 1992-05-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-05-01 | 1995-10-31 | 1996-05-01 | $7700.00 | Window Closed / Lapsed |