Patent US4445048A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4445048A Expired / Lapsed US ⏱️ 0.0 years remaining

High speed ribbon cable bus

Assignee: Siemens Business Communication Systems Inc
•
Filing: 1983-05-02
•
Granted: 1984-04-24
•
Expires: 2003-05-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high speed bus structure is described which employs an ordinary flat ribbon cable. ECL receivers are coupled to conductor pairs of the cable through resistors which change the capacitive load of the ECL receivers to a resistive load. The receivers are coupled to the cable through a plurality of connectors having spaced-apart pins. The pins in each connector engage less than all of the conductor pairs, thus a plurality of connectors are required to completely couple receivers to all the conductors in the cable. This connector arrangement substantially reduces the parasitic capacitance loading on the cable. The invented high speed bus is able to effectively function at 100 MHz with 80 feet of cable and with 16 receivers coupled to each conductor pair.

Inventors

  • 👤 Martin H. Graham

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 16:01
CPC Classifications
H; H01; H01R; H01R25/00; H01R25/14

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 250 words
A high speed bus for interconnecting and asynchronously transmitting data between a plurality (n) of electrical units, comprising: a ribbon cable having a plurality of conductor pairs; a plurality of driver circuits for transmitting signals serially, each of said driver circuits coupled to one of said electrical units and coupled to a different conductor pair of said cable; a plurality of receivers coupled to each of said electrical units for receiving said signals, each of said electrical units having at least n-1 receivers, each receiver being coupled to a different conductor pair of said cable; at least one resistor coupled in series between each of said receivers and said conductor pairs for reducing the capacitive coupling between said cable between said cable and said receivers; a plurality of low capacitance connector means, one for each of said units for providing said coupling to said conductor pairs for said receivers, each of said connector means comprising: at least a first and a second electrical connector for engaging said cable, each electrical connector having a plurality of spaced apart pins for receiving signals from said cable, said pins of said first connector arranged to receive signals from a first conductor pair, said pins of said second connector arranged to receive signals from a second conductor pair separated from said first conductor pair; whereby the capacitive coupling of said receivers to said cable is reduced, and said electrical units may simultaneously and asynchronously transmit and receive data on said cable at high speed.
Claim 2
Dependent Claim 250 words
A high speed bus for interconnecting and asynchronously transmitting data between a plurality (n) of electrical units, comprising: a ribbon cable having a plurality of conductor pairs; a plurality of driver circuits for transmitting signals serially, each of said driver circuits coupled to one of said electrical units and coupled to a different conductor pair of said cable; a plurality of receivers coupled to each of said electrical units for receiving said signals, each of said electrical units having at least n-1 receivers, each receiver being coupled to a different conductor pair of said cable; at least one resistor coupled in series between each of said receivers and said conductor pairs for reducing the capacitive coupling between said cable between said cable and said receivers; a plurality of low capacitance connector means, one for each of said units for providing said coupling to said conductor pairs for said receivers, each of said connector means comprising: at least a first and a second electrical connector for engaging said cable, each electrical connector having a plurality of spaced apart pins for receiving signals from said cable, said pins of said first connector arranged to receive signals from a first conductor pair, said pins of said second connector arranged to receive signals from a second conductor pair separated from said first conductor pair; whereby the capacitive coupling of said receivers to said cable is reduced, and said electrical units may simultaneously and asynchronously transmit and receive data on said cable at high speed.
Claim 3
Dependent Claim 16 words
The bus as defined by claim 1 wherein data is transmitted between 30 and 100 Mhz.
Claim 4
Dependent Claim 88 words
The bus as defined by claim 1 wherein each of said driver circuits comprises: a transistor; a diode coupled between said transistor and said conductor; a load for said transistor coupled to said condutor; current means coupled to said transistor for selectively providing current for said transistor; biasing means coupled to said diode, for reverse biasing said diode when said current means is not providing said current for said transistor; whereby said transistor is decoupled from said conductor by said diode when said current means is not enabled.
Claim 5
Dependent Claim 20 words
The circuit defined by claim 1 wherein said diode is coupled between the collector of said transistor and said conductor.
Claim 6
Dependent Claim 39 words
The bus structure defined by claim 3 wherein each of said connectors includes a male part and a female part, one of said parts being coupled to said cable, the other of said parts being coupled to a board.
Claim 7
Dependent Claim 31 words
The bus structure defined by claim 5 wherein each of said pair of conductors in said cables is separated by another of said conductors which is coupled to a constant potential.
Claim 8
Dependent Claim 14 words
The bus structure defined by claim 6 wherein said constant potential is ground potential.
Claim 9
Dependent Claim 20 words
The bus structure defined by claim 7 wherein each of said drivers includes a pre-emphasis means for pre-emphasizing predetermined frequencies.
Claim 10
Dependent Claim 21 words
The bus structure defined by claim 8 wherein each of said drivers, drives said pairs of conductors in a push-pull mode.
Claim 11
Dependent Claim 22 words
The circuit defined by claim 3 wherein said current means is a constant current source coupled to the emitter of said transistor.
Claim 12
Dependent Claim 32 words
The bus structure defined by claim 10 wherein a pair of said driver circuits are coupled to a pair of said conductors and wherein said transistors are driven with a differential signal.

References Cited (Backward Citations)

US3179904A Cited
US3760200A Cited
US3813651A Cited
US4176341A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-04-24 1987-10-24 1988-04-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-04-24 1991-10-24 1992-04-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-04-24 1995-10-24 1996-04-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag