Patent US4434466A successfully refreshed from Google Patents.
US4434466A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for controlling the access of processors at a data line
Assignee: Inventio AG
•
Filing: 1981-10-13
•
Granted: 1984-02-28
•
Expires: 2001-10-13
Abstract
Abstract An apparatus for controlling the access of a plurality of microprocessors at a data line. The microprocessors are connected by interface components or blocks, logic switching circuits and bus drivers with two lines or conductors. An access request or demand of a processor initiates a signal change at the first line. This signal change causes the transformation of data which is specific to the processor into a delay or a priority signal, upon the occurrence of which there is accomplished a signal change of the second line. As a function thereof there appears at an input of the interface component a signal change which is indicative of the availability of the data line. Upon simultaneous occurrence of access requests or demands of a number of processors the signal change of the second line is brought about by that processor whose priority signal possesses the smallest delay. The signal change of the second line prevents the occurrence of the priority signals possessing the greater time-delays and which are correlated to the remaining processors. At these processors there thus cannot occur any signal change at the input of the related interface component or block and which indicates the availability of the data line.
Inventors
- 👤 Paul Friedli
- 👤 Hans G. S/u/ ss
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 12:50
CPC Classifications
B; B66; B66B; B66B1/00; B66B1/02; B66B1/06; B66B1/14; B66B1/18; G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/368; G06F13/374
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
238 words
An apparatus for controlling the access of microprocessors at a data line, comprising: a plurality of microprocessors; a data line; an input-output interface component provided for each microprocessor for connecting each related microprocessor with the data line; each input-output interface component reading an access request of its related microprocessor; a respective logic switching circuit operatively connected with the input-output interface component of the related microprocessor; said logic switching circuit having a request output delivering a signal representative of the access request; each said logic switching circuit having a priority counter and a priority output signalling a priority with respect to the access of the related microprocessor; a single first line for all of said logic switching circuits; a single second line for all of said logic switching circuits; a respective first bus driver for each logic switching circuit for connecting the request outputs of each of said logic switching circuits with each single first line; a respective second bus driver for each logic switching circuit for connecting the priority outputs of each of said logic switching circuits with said single second line; and each said logic switching circuit containing a first reading input coupled with the first bus driver for receiving a signal representative of the signal state of the single first line and a second reading input coupled with the second bus driver for receiving a signal representative of the signal state of the single second line.
Claim 2
Independent Claim
238 words
An apparatus for controlling the access of microprocessors at a data line, comprising: a plurality of microprocessors; a data line; an input-output interface component provided for each microprocessor for connecting each related microprocessor with the data line; each input-output interface component reading an access request of its related microprocessor; a respective logic switching circuit operatively connected with the input-output interface component of the related microprocessor; said logic switching circuit having a request output delivering a signal representative of the access request; each said logic switching circuit having a priority counter and a priority output signalling a priority with respect to the access of the related microprocessor; a single first line for all of said logic switching circuits; a single second line for all of said logic switching circuits; a respective first bus driver for each logic switching circuit for connecting the request outputs of each of said logic switching circuits with each single first line; a respective second bus driver for each logic switching circuit for connecting the priority outputs of each of said logic switching circuits with said single second line; and each said logic switching circuit containing a first reading input coupled with the first bus driver for receiving a signal representative of the signal state of the single first line and a second reading input coupled with the second bus driver for receiving a signal representative of the signal state of the single second line.
Claim 3
Dependent Claim
107 words
The apparatus as defined in claim 1, wherein: each said logic switching circuit having a data input and a data output; a respective third bus driver provided for each said logic switching circuit; said data line comprising a line which is connected by said third bus driver with said data input and said data output of the related logic switching circuit; each said input-output interface component containing an input and an output and comprising a serial interface component; and said data input of each logic switching circuit being connected with said interface input and said data output with said interface output of its related input-output interface component.
Claim 4
Dependent Claim
23 words
The apparatus as defined in claim 2, wherein: the priority of the related microprocessor is expressed by a binary number of said counter.
Claim 5
Dependent Claim
334 words
The apparatus as defined in claim 1, wherein: each said logic switching circuit comprises a first gate arrangement; each said input-output interface component having an output delivering an access request; said first gate arrangement connecting said output of its related serial input-output interface component with the request output of the logic switching circuit; said counter of each logic switching circuit having a counter input; said first gate arrangement connecting the first reading input of the related logic switching circuit with said counter input of the counter; the counter of the related logic switching circuit being counted-up upon occurrence of at least one access request and a resultant signal change of the single first line and the first reading input; the counters of the related logic switching circuits being simultaneously counted-up upon simultaneous occurrence of a number of access requests and a resultant signal change of the single first line and the first reading input; each said logic switching circuit containing a second gate arrangement; each counter having a carry connection for a carry; said second gate arrangement connecting the carry connection of the counter with the priority output of the related logic switching circuit; a signal change of the priority output connected with the counter, the single second line and the second reading input of the related logic switching circuit occurring when there is present a carry of the counter possessing the largest binary number; said second reading input being connected by means of the first gate arrangement with the counter input of the counter of the related logic switching circuit; the counting-up of the counter possessing the smaller binary number being interrupted prior to reaching the carry at the carry connection of the counter upon signal change of the second reading input of the related logic switching circuit; and said carry connection of the counter being connected by means of the second gate arrangement with an input of the related input-output interface component and which input signals the availability of the data line.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-02-27 | 1987-08-29 | 1988-02-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-02-27 | 1991-08-29 | 1992-02-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-02-27 | 1995-08-29 | 1996-02-28 | $7700.00 | Window Closed / Lapsed |