Patent US4430723A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4430723A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor matrix operation device

Assignee: Fujitsu Ltd
•
Filing: 1981-06-08
•
Granted: 1984-02-07
•
Expires: 2001-06-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A matrix operation device performs matrix multiplication of an input electrical signal by utilizing a plurality of charge-coupled devices having split electrodes. The multiplication is carried out by the split electrodes of the charge-coupled devices. A signal to be transformed is sampled by a delay circuit in the input of the operation device. The sampled signal is supplied to the operation device in the form of a time series or sequence consisting of the sample signals. Each sample is multiplied by a corresponding coefficient. The split electrodes of the charge-coupled devices have weighting coefficients corresponding to coefficients in the matrix. The samples multiplied by the coefficients are added in the output of the operation device and provided as an output signal, corresponding to the development of the matrix multiplication.

Inventors

  • 👤 Kunihiro Tanikawa
  • 👤 Yuichiro Ito
  • 👤 Mitsuo Ishii

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 18:51
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/19; G06G7/1907

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 249 words
A semiconductor signal transforming device for matrix operating a signal of analog type having a continuous amplitude, said semiconductor signal transforming device including an operation device having an input and a plurality of multi-stage charge coupled devices arranged in parallel with the same transfer direction, each of said charge coupled devices having split electrodes for providing a weighting coefficient to respective stages so as to act as an operating unit, an input circuit connected to the input of the operation device, said input circuit having a plurality of analog delay circuits each having a final stage and connected to a corresponding charge coupled device of said operation device, said input circuit providing sampled data of an input signal to be transformed as a simultaneous input to all said delay circuits, the final stage of each of said delay circuits having a charge which is the sampled data of said input signal at respectively different instants, an output circuit connected to an output of said operation device for receiving an output signal operated in the respective charge coupled device for operation, wherein each of said analog delay circuits having another type of charge coupled device with a different number of transfer stages, and each of said charge coupled devices for delaying are respectively coupled at said final stages of said delay circuits to said charge coupled devices for operation with relation to the two transfer directions of the two types of charge coupled devices and become of the same direction.
Claim 2
Dependent Claim 249 words
A semiconductor signal transforming device for matrix operating a signal of analog type having a continuous amplitude, said semiconductor signal transforming device including an operation device having an input and a plurality of multi-stage charge coupled devices arranged in parallel with the same transfer direction, each of said charge coupled devices having split electrodes for providing a weighting coefficient to respective stages so as to act as an operating unit, an input circuit connected to the input of the operation device, said input circuit having a plurality of analog delay circuits each having a final stage and connected to a corresponding charge coupled device of said operation device, said input circuit providing sampled data of an input signal to be transformed as a simultaneous input to all said delay circuits, the final stage of each of said delay circuits having a charge which is the sampled data of said input signal at respectively different instants, an output circuit connected to an output of said operation device for receiving an output signal operated in the respective charge coupled device for operation, wherein each of said analog delay circuits having another type of charge coupled device with a different number of transfer stages, and each of said charge coupled devices for delaying are respectively coupled at said final stages of said delay circuits to said charge coupled devices for operation with relation to the two transfer directions of the two types of charge coupled devices and become of the same direction.
Claim 3
Dependent Claim 30 words
A semiconductor signal transforming device as claimed in claim 1, further comprising means for supplying a signal to be transformed only to one charge transfer device of the operation device.
Claim 4
Dependent Claim 54 words
A semiconductor signal transforming device as claimed in claim 1, wherein said delay circuits have different delay times, and further comprising means for supplying a signal to be transformed to said delay circuits and for supplying said signal to the charge transfer devices of the operation device after it passes through said delay circuits.
Claim 5
Dependent Claim 50 words
A semiconductor signal transforming device as claimed in claim 1, wherein each of said delay circuits comprises a charge transfer device having a transfer electrode, the length of the transfer electrode of each of the charge transfer devices increasing the closer the charge transfer device is to the operation device.
Claim 6
Dependent Claim 35 words
A semiconductor signal transforming device as claimed in claim 1, wherein the number of analog delay circuits of the input circuit is fewer by one than the number of charge transfer devices having split electrodes.

References Cited (Backward Citations)

US3500215A Cited
US3543009A Cited
US3631232A Cited
US3997973A Cited
US4045795A Cited
US4011441A Cited
US4011442A Cited
US4071906A Cited
US4084256A Cited
US4161706A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-02-06 1987-08-08 1988-02-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-02-06 1991-08-08 1992-02-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-02-06 1995-08-08 1996-02-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag